Mass memory system addressing circuit

Details Mass memory system addressing circuit Mass memory system addressing circuit

1982-09-14

1985-12-17

Shaw, Gareth D.

Communications, electrical: acoustic wave systems and devices

Seismic prospecting

Land-reflection type

364900, G01V 122

Patent

active

045596204

ABSTRACT:
The interface between a computer and a solid state mass memory is provided by an electronic circuit wherein data is rearranged. Data may be received in multiplexed or unmultiplexed form. The disclosed electronic circuit assigns address locations using three parameters, a starting location parameter, an increment value parameter and an increment repetition parameter to permit nonsequential addressing or memory location skipping.

REFERENCES:
patent: 4104717 (1978-08-01), Fujimura
patent: 4339797 (1982-07-01), Brereton et al.
patent: 4348721 (1982-09-01), Brereton et al.
patent: 4422158 (1983-12-01), Galie
patent: 4433387 (1984-02-01), Dyer et al.
Motorola MC68000 Family-Product Literature, Mar. 1981.
Motorola MC68450 Product Review, 1981.
Motorola MC68540 Product Review, 1981.

Affiliated with

Also associated with

Rating

Mass memory system addressing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mass memory system addressing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mass memory system addressing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2177987