Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2004-06-21
2008-11-04
Nguyen, Than (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000
Reexamination Certificate
active
07447842
ABSTRACT:
A mass memory device (1) having a plurality of mass memories (2) and having at least two bridge controllers (3) which are coupled to the mass memories (2) by a data bus. A first common cache memory unit (4) is provided, to which the bridge controllers (3) are connected by means of an additional cache synchronization system for the purpose of storing and synchronizing data which are to be stored. A method is provided for operating a mass memory device (1) having a plurality of mass memories (2) and having at least two bridge controllers (3) which can be used to address the mass memories (2), and at least one first common first common cache memory unit (4) which is associated with the bridge controllers (3). All data to be stored are initially stored on the first common cache memory unit (4) and are automatically mirrored on an optional further common cache memory unit (4). The data initially stored in the first common cache memory unit (4) are transferred to the mass memories (2) for storage therein.
REFERENCES:
patent: 5819054 (1998-10-01), Ninomiya et al.
patent: 6065077 (2000-05-01), Fu
patent: 6081883 (2000-06-01), Popelka et al.
patent: 6134624 (2000-10-01), Burns et al.
patent: 6571321 (2003-05-01), Rowlands et al.
patent: 6571324 (2003-05-01), Elkington et al.
patent: 7010575 (2006-03-01), MacArthur et al.
patent: 2002/0078292 (2002-06-01), Chilton
patent: 2002/0188786 (2002-12-01), Barrow et al.
patent: 2004/0024941 (2004-02-01), Olarig et al.
patent: 101 16 337 (2001-10-01), None
patent: 101 24 482 (2001-12-01), None
Search Report dated Mar. 5, 2007 issued for corresponding European Patent Application No. EP 04 01 2137.
Examination Report dated Mar. 4, 2008 issued for the corresponding German Patent Application No. 103 27 955.5-53.
Cohen Pontani Lieberman & Pavane LLP
Fujitsu Siemens Computers GmbH
Nguyen Than
LandOfFree
Mass memory device and method for operating a mass memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mass memory device and method for operating a mass memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mass memory device and method for operating a mass memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4020627