Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-12-19
2006-12-19
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C714S800000, C714S801000
Reexamination Certificate
active
07152140
ABSTRACT:
According to some embodiments, a parity check is provided for ternary content addressable memory. For example, it may be arranged for a read request to be transmitted to a ternary content addressable memory unit. Data content may then be received from the memory unit in response to the read request, a parity check may be performed on the data content. According to some embodiments, parity information may be masked when the memory unit is queried.
REFERENCES:
patent: 6067656 (2000-05-01), Rusu et al.
patent: 6760881 (2004-07-01), Batson et al.
patent: 6775737 (2004-08-01), Warkhede et al.
patent: 6839256 (2005-01-01), Proebsting et al.
patent: 6879504 (2005-04-01), Lien et al.
patent: 6914795 (2005-07-01), Srinivasan et al.
patent: 2004/0015752 (2004-01-01), Patella et al.
patent: 2004/0083421 (2004-04-01), Foss et al.
patent: 2005/0010719 (2005-01-01), Slavin
Jien-Chung Lo, “Fault Tolerant Content Addressable Memory,” 1993 IEEE.
Guerrero Miguel
Prasad Kavitha A.
Sit Kin Yip
Buckley Maschoff & Talwalkar LLC
Diller Jesse
Peugh Brian R.
LandOfFree
Masking parity information associated with a ternary content... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Masking parity information associated with a ternary content..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Masking parity information associated with a ternary content... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3711143