Mask decoder circuit optimized for data path

Details Mask decoder circuit optimized for data path Mask decoder circuit optimized for data path

1995-10-31

1997-09-23

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

395565, 3649474, G06F 900

Patent

active

056709005

ABSTRACT:
A complex, say, N=5 or greater input terminal, mask decoder circuit which is useful in the design of ALUs in microprocessors is presented. The circuit avoids wiring and uses logic gates to make the connections between the input terminals receiving the control bit signals and the output terminals on which the mask signals are generated. This allows the mask decoder circuit to occupy a minimal amount of space on an integrated circuit.

REFERENCES:
patent: 4012722 (1977-03-01), Gajski et al.
patent: 4064421 (1977-12-01), Gajski et al.
patent: 5129066 (1992-07-01), Schmookler

Affiliated with

Also associated with

Rating

Mask decoder circuit optimized for data path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mask decoder circuit optimized for data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mask decoder circuit optimized for data path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1939810