Margin decoding communications system

Details Margin decoding communications system Margin decoding communications system

2007-04-06

2011-11-15

Tabone, Jr., John J (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S752000, C341S094000

Reexamination Certificate

active

08060810

ABSTRACT:
A margin decoding communications system includes a circuit receiving a message encoded by an iterative code and processing the message into scores. A normalization process module receives the scores and iteratively approximates log-map normalization factors of the scores to generate approximation normalization factors. An element receives the message and the approximation normalization factors and decodes the received message based on the approximation normalization factors.

REFERENCES:
patent: 7253761 (2007-08-01), Hoyos et al.
patent: 7609774 (2009-10-01), Horng et al.
patent: 7805642 (2010-09-01), Farjadrad
patent: 2004/0082356 (2004-04-01), Walton et al.
patent: 2007/0089016 (2007-04-01), Bhatt et al.
patent: 2007/0089017 (2007-04-01), Tang et al.
patent: 2007/0089018 (2007-04-01), Tang et al.
patent: 2007/0089019 (2007-04-01), Tang et al.
R.G. Gallager, “Low Density Parity Check Codes,” IRE Trans. Inf. Theory, vol. IT-8, pp. 2128, (1962).
D.J.C. MacKay and M.C. Davey, “Evaluation of Gallager Codes for Short Block Length and High Rate Applications,” in Codes, Systems and Graphical Models, B. Marcus and J. Rosenthal, Eds., (2000), vol. 123, IMA Volumes in Mathematics and Its Applications, pp. 113-130.
Digital Video Broadcasting (DVB-S2) Via Satellite “http://www.dvb.org”.
B. Bangerter et al., “High-throughput Wireless LAN Air Interface,” Intel Technol. J., vol. 7, No. 3, (Aug. 2003) “http://www.intel.com/technology/itj”.
Y. Rashi et al., LDPC: Efficient Alternative FEC for the TFI-OFDM PHY Proposal. IEEE 802.15 Working Group for WPAN “http://grouper.ieee.org.groups/802/15/pub”.
J. Fan; LDPC: Efficient Alternative FEC for the TFI-OFDM PHY Proposal. IEEE 802.20 Mobile Broadband Wireless Acess (MBWA) “http://grouper.ieee.org/groups/802/20/Contribs”.
J. Pearl; “Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference”. San Mateo, CA; Morgan Kaufmann, pp. 143-233; (1988).
J. Hagenauer, E. Offer and L. Papke; “Iterative Decoding of Block and Convolutional Codes,” IEEE Trans. Inf. Theory, vol. IT-42, No. 3; pp. 429-445, (Mar. 1996).
M. Moerz, T. Gabara, R. Yan and J. Hagenauer, “An analog 0.25 um BiCMOS tailbiting MAP decoder,” in Proc. Int. Solid-State Circuits Conf. (ISSCC00), (Feb. 2000), pp. 356-357.
A.J. Blanksby and C.J. Howland,“A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder”, IEEE J. Solid-State Circuits, vol. 37, No. 3, pp. 404-412, (Mar. 2002).
M. M. Mansour and N. R.Shanbhag, “A 640 Mbps 2048-bit programmable LDPC decoder chip”, IEEE J. Solid-State Circuits, vol. 41, No. 3, (Mar. 2006).
V. Gaudet and G. Gulak, “A 13.3-Mb/s 0.35 um CMOS analog turbo decoder IC with a configurable interleaver,” IEEE J. Solid-State Circuits, vol. 38, No. 11, pp. 2010-2015, (Nov. 2003).
C. Winstead, J. Dai, S. Yu, C. Myers, R. Harrison, C. Schlegel, “CMOS analog MAP decoder for (8,4) Hamming Code,” IEEE J. Solid-State Circuits, vol. 39, No. 1, pp. 122-131, (Jan. 2004).
D. Vogrig, A. Gerosa, A. Neviani, A.Gi Amat, G. Montorsi, S. Benedetto, “A 0.35-/spl mu/m CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code,” IEEE Journal of Solid-State Circuits, vol. 40, pp, 753-762, (Mar. 2005).
S. Hermati, A.H. Banihashemi, C. Plett, “An 80-Mb/s 0.18-/spl mu/m CMOS analog min-sum iterative decoder for a (32, 8, 10) LDPC code,” Proc. of IEEE Custom Integrated Circuits Conf., pp. 243-246, (Sep. 2005).
A.H. Banihashemi, S. Hemati, “Decoding in Optics”, Proc. of International Symposium on Information Theory, (2002), p. 231.
H.A. Loeliger, F. Lustenberger, M. Helfenstein, F. Tarky, “Probability Propagation and Decoding in Analog VLSI”, IEEE Trans. Inf. Theory, vol. 47, No. 2, pp. 837-843, (Feb. 2001).
F. Kschischang, B.J. Frey, H.A. Loeliger, “Factor Graphs and the Sum-product Algorithm”, IEEE Trans. Inf. Theory, vol. 47, No. 2, pp. 498-519, (Feb. 2001).
S. Chakrabartty and G. Cauwenberghs, “Margin Propagation and Forward Decoding in Analog VLSI”, Proc. IEEE Int. Symp. circuits and Systems (ISCAS2004), Vancouver Canada, (May 23-26, 2004).
S. Chakrabartty, “CMOS analog iterative decoders using margin propagation circuits”, Proc. of Int. Symp. on Circuits and Systems, Kos, Greece (2006).
C. Kong and S. Chakrabartty, “Analog iterative LDPC decoders based on margin propagation,” Proc. Analog Decoding Workshop, Torino, Italy, (Jun. 5-6, 2006).
T. Richardson, M. Shokrollahi, R. Urbanke, “Design of Capacity Approaching Irregular Low-Density Parity-check codes”, IEEE Trans. Inf. Theory, vol. 47, No. 2, pp. 619-637, (Feb. 2001).
L. Ping, W. K. Leung, “Decoding Low Density Parity Check Codes with Finite Quantization bits”, IEEE Comm. Lell, vol. 4, pp. 62-64, No. 2, (Feb. 2000).
S. Chakrabartty, G. Cauwenberghs, “Power Dissipation Limits and Large Margin in Wireless Sensors”, Proc. IEEE Int. Symp. Circuits and Systems (ISCAS 2003), Bangkok Thailand, (May 25-28, 2003).
S. Chakrabartty, G. Cauwenberghs, “Forward-Decoding Kernel-Based Phone Sequence Recognition”, Adv. Neural Information Processing Systems (NIPS 2002), Cambridge: MIT Press, vol. 15, (2003).
T. Cover and J. Thomas, “Elements of Information Theory”, pp. 349-367, (1991).
J. P. Chamorro, C. Lahuec, F. Seguin, M. Jezequel, “Design rules for subthreshold MOS circuits”, presented at the Analog Decoding Workshop (ADW 06), Turin, Italy, (Jun. 2006).
C. Winstead, N. Nguyen, V. Gaudet, C. Schlegel, Low-voltage CMOS circuits for analog iterative decoders, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, No. 4, pp. 829-841, (Apr. 2006).
S. Hemati, A. H. Banihashemi,C. Plett, “An 80-Mb/s 0.18-um CMOS analog min-sum iterative decoder for a (32, 8, 10) LDPC code”, IEEE J. Solid-State Circuits, vol. 41, No. 11, pp. 2531-2540, (Nov. 2006).

Affiliated with

Also associated with

Rating

Margin decoding communications system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Margin decoding communications system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Margin decoding communications system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4254578