Mapping of interconnect configuration space

Details Mapping of interconnect configuration space Mapping of interconnect configuration space

2005-06-14

2005-06-14

Portka, Gary (Department: 2188)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S209000, C710S010000, C710S009000

Reexamination Certificate

active

06907510

ABSTRACT:
A method for accessing a configuration data space for a device connected to a processor through an interconnect includes receiving a request from the processor to access the processor's addressable space. The request is generated in response to receiving an instruction intended to access the device's configuration data space. A map between the device's configuration data space and the processor's addressable space is accessed, the map having previously mapped the device's configuration data space to one or more pages of the processor's addressable space. Using the map, the request from the processor is translated into a configuration cycle on the interconnect to access the device's configuration data space.

REFERENCES:
patent: 5542055 (1996-07-01), Amini et al.
patent: 5761448 (1998-06-01), Adamson et al.
patent: 5857083 (1999-01-01), Venkat
patent: 5960213 (1999-09-01), Wilson
patent: 5991856 (1999-11-01), Spilo et al.
Microsoft, Microsoft Computer Dictionary, 2002, Fifth Edition, p. 386.
PCI Express Base Specification, Rev. 1.0, Chapter 5, pp. 215-291, available from http://www.pcisig.com/specifications.
Lawyer, David S., “Plug-And-Play-HOWTO,” Printed on or about Oct. 12, 2001 from http://www.tldp.org/HOWTO/Plug-and-Play-HOWTO.html, Publication date unknown.
“Third-Generation I/O (3GIO) Information,” Printed on Oct. 12, 2001 from http://www.pcisg.com, Publication date unknown.
“Intel® 440BX AGPset Product overview,” Printed on Oct. 12, 2001, from http://www.intel.com/design/chipsets/440bx/index.htm, Publication date unknown.
“PCI Local Bus Specification, Revision 2.3, Mar. 29, 2002,” PCI Special Interest Group, Portland, Oregon, 282 pages.

Affiliated with

Also associated with

Rating

Mapping of interconnect configuration space does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mapping of interconnect configuration space, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mapping of interconnect configuration space will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3516005