Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-09-09
2009-02-17
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S738000
Reexamination Certificate
active
07491644
ABSTRACT:
A process for fabricating a transistor that includes a gate located in the immediate proximity of a dielectric includes a step of etching a layer of gate material. The gate etching step includes plasma etching of the gate layer over the major portion of its thickness so as to laterally define the gate and chemical etching of a residual portion of the gate layer so as to define the gate as far as the dielectric.
REFERENCES:
patent: 5599725 (1997-02-01), Dorleans et al.
patent: 5660681 (1997-08-01), Fukuda et al.
patent: 6261934 (2001-07-01), Kraft et al.
patent: 2004/0113171 (2004-06-01), Chiu et al.
patent: 2004/0197977 (2004-10-01), Deleonibus
patent: 6-1129872 (1986-06-01), None
Desvoivres et al., “Sub-0.1 μm gate etch processess: Towards some limitations of the plasma technology?,” J. Vol. Sci. Technicol. B 18(1), Jan./Feb. 2000, pp. 156-165.
Besson Pascal
Previtali Bernard
Vinet Maud
Vizioz Christian
Brinks Hofer Gilson & Lione
Chaudhari Chandra
Commissariat a l''Energie Atomique
ST Microelectronics SA
LandOfFree
Manufacturing process for a transistor made of thin layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing process for a transistor made of thin layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing process for a transistor made of thin layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4125107