Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2011-07-05
2011-07-05
Monbleau, Davienne (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S698000, C257S773000, C257S774000, C257SE23169, C438S637000, C438S638000, C438S640000
Reexamination Certificate
active
07973415
ABSTRACT:
A through silicon via reaching a pad from a second surface of a semiconductor substrate is formed. A penetration space in the through silicon via is formed of a first hole and a second hole with a diameter smaller than that of the first hole. The first hole is formed from the second surface of the semiconductor substrate to the middle of the interlayer insulating film. Further, the second hole reaching the pad from the bottom of the first hole is formed. Then, the interlayer insulating film formed on the first surface of the semiconductor substrate has a step shape reflecting a step difference between the bottom surface of the first hole and the first surface of the semiconductor substrate. More specifically, the thickness of the interlayer insulating film between the bottom surface of the first hole and the pad is smaller than that in other portions.
REFERENCES:
patent: 7151009 (2006-12-01), Kim et al.
patent: 7291929 (2007-11-01), Tanaka et al.
patent: 7655504 (2010-02-01), Mashino
patent: 2006/0038300 (2006-02-01), Tanida et al.
patent: 2006/0076600 (2006-04-01), Nakabayashi et al.
patent: 11-204720 (1999-07-01), None
patent: 2000-260934 (2000-09-01), None
patent: 2005-093486 (2005-04-01), None
patent: 2005093486 (2005-07-01), None
patent: 2005-340389 (2005-12-01), None
patent: 2006-032699 (2006-02-01), None
patent: 2006-114545 (2006-04-01), None
patent: 2006-173476 (2006-06-01), None
patent: 2006-210745 (2006-08-01), None
patent: 2006-222138 (2006-08-01), None
patent: 2006-286677 (2006-10-01), None
patent: 2007-053149 (2007-03-01), None
patent: 10-2003-0096006 (2003-12-01), None
patent: 10-2005-0120280 (2005-12-01), None
Akazawa Takashi
Kawashita Michihiro
Naito Takahiro
Tanaka Naotaka
Yoshimura Yasuhiro
Mattingly & Malur, PC
Monbleau Davienne
Renesas Electronics Corporation
Rodela Eduardo A
LandOfFree
Manufacturing process and structure of through silicon via does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing process and structure of through silicon via, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing process and structure of through silicon via will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2683398