Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Reexamination Certificate
2004-11-18
2009-10-06
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
C438S010000, C438S014000, C438S015000, C438S018000, C438S107000, C438S128000, C438S129000, C257SE21522, C257SE21531
Reexamination Certificate
active
07598100
ABSTRACT:
As the thickness of the card holder for preventing warping of a multilayered wiring substrate1is increased, there occurs a problem that a thin film sheet2is buried in a card holder and secure contact between probes7and test pads cannot be realized. For its prevention, the thin film sheet2and a bonding ring6are bonded in a state where a tensile force is applied only to the central region IA of the thin film sheet2, and a tensile force is not applied to an outer peripheral region OA. Then, the height of the bonding ring6defining the height up to the probe surface of the thin film sheet2is increased, thereby increasing the height up to the probe surface of the thin film sheet2.
REFERENCES:
patent: 6255727 (2001-07-01), Khoury
patent: 6927079 (2005-08-01), Fyfield
patent: 2004/0070413 (2004-04-01), Kasukabe et al.
patent: 2005/0093565 (2005-05-01), Okamoto et al.
patent: 2005/0095734 (2005-05-01), Hasebe et al.
patent: 2007/0207559 (2007-09-01), Hasebe et al.
patent: 2008/0020498 (2008-01-01), Okamoto et al.
patent: 05-243344 (1993-09-01), None
patent: 05-283490 (1993-10-01), None
patent: 07-231019 (1995-08-01), None
patent: 07-283280 (1995-10-01), None
patent: 08-050146 (1996-02-01), None
patent: 08-201427 (1996-08-01), None
patent: 08-220138 (1996-08-01), None
patent: 10-300783 (1998-11-01), None
patent: 10-308423 (1998-11-01), None
patent: 11-023615 (1999-01-01), None
patent: 11-097471 (1999-04-01), None
patent: 11-248749 (1999-09-01), None
patent: 11-248759 (1999-09-01), None
patent: 2000-138268 (2000-05-01), None
patent: 2000-150594 (2000-05-01), None
patent: 2001-060758 (2001-03-01), None
patent: 2001-116796 (2001-04-01), None
patent: 2001-159643 (2001-06-01), None
patent: 2001-319953 (2001-11-01), None
patent: 2002-139554 (2002-05-01), None
patent: 2002-257856 (2002-09-01), None
patent: 2003-031628 (2003-01-01), None
patent: 2003-282654 (2003-10-01), None
patent: 2004-132699 (2004-04-01), None
patent: 2004-144742 (2004-05-01), None
patent: 2004-288672 (2004-10-01), None
patent: 2005-024377 (2005-01-01), None
patent: 2005-136246 (2005-05-01), None
patent: 2005-136302 (2005-05-01), None
patent: 2005302917 (2005-10-01), None
Hasebe Akio
Matsumoto Hideyuki
Motoyama Yasuhiro
Narizuka Yasunori
Okamoto Masayoshi
Ahmadi Mohsen
Mattingly & Malur, P.C.
Mulpuri Savitri
Renesas Technology Corp.
LandOfFree
Manufacturing method of semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method of semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method of semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4067489