Manufacturing method for semiconductor substrate and...

Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S016000, C438S285000, C438S507000, C438S508000, C438S522000, C438S526000, C438S528000, C438S530000, C438S973000, C216S002000, C216S060000, C257SE21120

Reexamination Certificate

active

07084051

ABSTRACT:
A purpose of the invention is to provide a manufacturing method for a semiconductor substrate in which a high quality strained silicon channel can easily be formed without sacrificing the processing efficiency of a wafer and to provide a manufacturing method for a semiconductor device wherein the driving performance of a PMOS transistor, in addition to that of an NMOS transistor, can be improved.The invention provides a manufacturing method for a semiconductor substrate with the steps of: forming a SiGe film on the top surface of a substrate having a silicon monocrystal layer in the (111) or (110) plane direction as the surface layer; introducing buried crystal defects into the above described substrate by carrying out ion implantation and annealing treatment; and forming a semiconductor film on the above described SiGe film.

REFERENCES:
patent: 4500388 (1985-02-01), Ohmura et al.
patent: 5432104 (1995-07-01), Sato
patent: 5461243 (1995-10-01), Ek et al.
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5476813 (1995-12-01), Naruse
patent: 5534713 (1996-07-01), Ismail et al.
patent: 5847419 (1998-12-01), Imai et al.
patent: 5970351 (1999-10-01), Takeuchi
patent: 6030894 (2000-02-01), Hada et al.
patent: 6106734 (2000-08-01), Shindo et al.
patent: 6171905 (2001-01-01), Morita et al.
patent: 6429061 (2002-08-01), Rim
patent: 6633066 (2003-10-01), Bae et al.
patent: 6690043 (2004-02-01), Usuda et al.
patent: 6723541 (2004-04-01), Sugii et al.
patent: 6746937 (2004-06-01), Beaman
patent: 6846727 (2005-01-01), Fogel et al.
patent: 6890835 (2005-05-01), Chu et al.
patent: 2003/0160300 (2003-08-01), Takenaka et al.
patent: 2004/0018701 (2004-01-01), Ueada
patent: 9-82944 (1997-03-01), None
patent: 10-308503 (1998-11-01), None
patent: 2001-110725 (2001-04-01), None
Welser et al, “Strain Dependence of the Performance Enhancement in Strained-Si n-MOSFETs”, IEDM, IEEE, 1994, pp. 373-376.
Auberton-Hervet et al, “Smart-Cut®: The Basic Fabrication Process for UNIBOND® SOI Wafers”, IEICE Trans. Electron, vol. E80-C, No. 3, Mar. 1997, pp. 358-363.
Hirayama et al, “Low-Temperature Growth of High-Intensity Silicon Oxide Films by Oxygen Radical Generated in High-Density Krypton Plasma”, IEDM Tech. Dig., IEEE, 1999.
Mii et al, “Extremely High Electron Mobility in Si/GexSi1-xStructures Grown by Molecular Beam Epitaxy”, Appl. Phys. Lett. 59 (13), Sep. 23, 1991, pp. 1611-1613.
Search Report V on the Trend of Multilayer Integration Technology, 98-KI-18, 1998, pp. 7-9 and 12.
Sato et al, “Hydrogen Annealed Silicon-on-Insulator”, Appl. Phys. Lett. 65 (15), Oct. 10, 1994, pp. 1924-1926.
Alles, “Thin-Film SOI Emerges”, IEEE Spectrum, Jun. 1997, pp. 37-45.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Manufacturing method for semiconductor substrate and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Manufacturing method for semiconductor substrate and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for semiconductor substrate and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3705135

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.