Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Having heterojunction
Reexamination Certificate
2000-09-14
2002-07-30
Weiss, Howard (Department: 2814)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Having heterojunction
Reexamination Certificate
active
06426266
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a bipolar transistor and to a manufacturing method for a bipolar transistor, and more specifically to an inverted-structure bipolar transistor with improved high-frequency characteristics, in which the collector is positioned above the emitter, and a manufacturing method for this bipolar transistor.
2. Background of the Invention
Because a bipolar transistor, in contrast to a field-effect transistor (FET), has a structure in which current flows in a direction that is perpendicular with respect to a substrate, the amount of current that can be injected per effective element surface area is large. For this reason, in applications such as integrated circuits and microwave elements, bipolar transistors are particularly applicable because of their high current driving capability and high power density. In recent years, bipolar transistors having an emitter with a wide energy gap compared to that of the base, that is, hetero-junction bipolar transistors (hereinafter referred to as HBTs) have, along with field-effect transistors, come to be used in a variety of high-speed circuit elements and high-frequency elements. However, to apply characteristics such as those of an HBT at even high frequencies, it is necessary to improve the maximum oscillation frequency (fmax) which is a measure of the performance of an HBT. The value of fmax of an HBT can be approximated by the following equation.
fmax≈
(
f
T
/8&pgr;
R
B
C
BC
)
1/2
(1)
In the above equation, R
B
is the base resistance, C
BC
is the base-collector capacitance, and f
T
is the common-emitter current gain cutoff frequency. When an element is operating at a sufficiently high current, this cutoff frequency f
T
can be approximated by the following equation.
f
T
≈1/2&pgr;[(
R
B
+R
C
)
C
BC
+T
F
] (2)
In the above equation, R
E
and R
C
are the emitter resistance and collector resistance, respectively, and T
F
is the travel time of minority carriers in the region formed by the combination of the neutral base layer and the collector depletion layer. In recent years, as a result of significant advances in achieving thin elements, reduced feature sizes and improved electrodeforming technologies, f
T
has almost reached a limit which is established by the characteristics of the semiconductor material. Because of this situation, in order to improve fmax to even further, it is effective, as seen from the relationship shown in Equation (1), to make R
B
and C
BC
as small as possible. In the usual HBT, however, because there is a tradeoff relationship between R
B
and C
BC
, it is not easy to make both of these values small. This will be explained in terms of the prior art, which is shown in FIG.
9
.
In
FIG. 9
, the MBE (molecular beam epitaxy) method is used to grow, onto a semi-insulator GaAs substrate
1
, a collector-contact layer
6
having a thickness of 500 nm made from an n-type GaAs with silicon added to a high concentration (3×10
16
cm
−3
), a collector layer
5
having a thickness of 500 nm made of n-type GaAs having silicon added to a low concentration (5×10
16
cm
−3
) , a base layer
4
having a thickness of 80 nm and made from p-type GaAs with beryllium added to a high concentration (4×10
19
cm
−3
), an emitter layer
3
having a thickness of 250 nm made of n-type Al
0.25
Ga
0.75
As with silicon added to a medium concentration (5×10
17
cm
−3
), and an emitter contact layer
2
having a thickness of 150 nm made of n-type GaAs with silicon added to a high concentration (3×10
18
cm
−3
), these being formed in the above-noted sequence.
Next, after crystal growth, an emitter electrode
101
using an AuGe metal alloy is formed first, using lift off method. Next, photoresist that defines the emitter region is patterned, and dry etching is done using chlorine gas so as to etch the emitter contact layer
2
, thereby exposing the base layer
4
. Next, lift off method is used to provide a non-alloy type of base electrode
102
, made from titan, platinum, and gold, after which wet etching using a phosphoric acid hydrogen peroxide water solution is done to etch to the collector layer
5
, with lift off being done at the point at which the sub-collector layer
61
appears, so as to form a AuGe metallic alloy collector electrode
103
.
Finally, deep ion implantation (with an implantation energy of 200 keV, and a dose amount of 5×10
12
cm
−2
) is used to form an element separation region
90
, thereby completing the formation of the element.
In an HBT such as illustrated in
FIG. 9
, to reduce parasitic external collector capacitance in the external region
13
of the element, it is necessary to reduce the dimensions of the element external region
13
. However, if the dimensions of the element external region
13
are made extremely small, the contact surface area of the base electrode
102
is reduced, this leading to an increase in the base resistance. Thus, in an HBT structure such as shown in
FIG. 9
, in which the emitter is positioned over the collector, there is a tradeoff relationship that obtains between the base resistance and the collector capacitance, this acting to limit the value of fmax.
To solve the above-noted problem, an HBT has been proposed in which the positional relationship between the emitter and the collector is inverted. In the HBT shown in
FIG. 10
, the MBE (molecular beam epitaxy) method is used to grow, on a semi-insulator GaAs substrate
1
, an emitter-contact layer
2
having a thickness of 500 nm made from an n-type GaAs with silicon added to a high concentration (3×10
10
cm
−3
), an emitter layer
3
having a thickness of 250 nm made of n-type Al
0.25
Ga
0.75
As with silicon added to a medium concentration (5×10
17
cm
−3
) , a base layer
4
having a thickness of 80 nm and made from p-type GaAs with beryllium added to a high concentration (4×10
19
cm
−3
) , a collector layer
5
having a thickness of 500 nm made of n-type GaAs having silicon added to a low concentration (5×10
16
cm
−3
) , and a collector contact layer
6
having a thickness of 50 nm made of n-type GaAs with silicon added to a high concentration (3×10
18
cm
−3
), these being formed in the above-noted sequence.
As can be seen from the drawings, because the collector capacitance only occurs in the element intrinsic region
12
, compared with the bipolar transistor shown in
FIG. 9
, in which the emitter is on top, it is possible to greatly reduce the collector capacitance. In an HBT having this type of inverted structure, however, the injection path of minority carriers from the emitter layer
3
to the base layer
4
(in this prior art example, because of the npn junction transistor, the electrons in the p-type base layer corresponding to minority carriers) is not only the path in the intrinsic region
12
(shown as the position
25
b
in the drawing), but also the path in the external region
13
(shown as the position
25
a
in the drawing).
While part of the minority carriers that are injected via the former path are lost through recombinations occurring at the junction boundary between the base layer
4
and the emitter layer
5
or within the base layer
4
, a large number flow toward the collector layer
5
. Almost all of the minority carriers that are injected via the later path recombine with pseudo-minority carriers (in this prior art example, because of the npn junction, these being positive holes) supplied from the base electrode
102
, so that they do not contribute to current-amplitude effect of the transistor. Therefore, the proportion of minority carriers injected into the base layer
4
from the emitter layer
3
that are reclaimed in the collector layer
5
is much smaller than
1
, and as a result there is a significant deterioration of the current gain. Thus, whether it is possible to achieve a high-performance inverted structure HBT depends on
NEC Corporation
Pizarro-Crespo Marcos D.
Weiss Howard
LandOfFree
Manufacturing method for an inverted-structure bipolar... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method for an inverted-structure bipolar..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for an inverted-structure bipolar... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2871216