Manufacturing method and apparatus of a semiconductor integrated

Details Manufacturing method and apparatus of a semiconductor integrated Manufacturing method and apparatus of a semiconductor integrated

1996-11-13

2000-03-07

Teska, Kevin J.

39550009, G06F 1750

Patent

active

06035111&

ABSTRACT:
According to the present invention, using a computer aided design system for designing semiconductor integrated circuits wherein a plurality of logic cells forming a circuit net are disposed on a semiconductor chip according to a net list specifying a connection pattern assigned among input and output terminals of a plurality of logic cells and a wiring length connecting the terminals.

REFERENCES:
patent: 4516312 (1985-05-01), Tomita
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4839821 (1989-06-01), Murakata
patent: 5012427 (1991-04-01), Kuribayashi
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5075753 (1991-12-01), Kozono
patent: 5081059 (1992-01-01), Ohe
patent: 5212107 (1993-05-01), Suzuki et al.
patent: 5212403 (1993-05-01), Nakanishi et al.
patent: 5224057 (1993-06-01), Igarashi et al.
patent: 5322438 (1994-06-01), McNutt et al.
patent: 5397749 (1995-03-01), Igarashi

Affiliated with

Also associated with

Rating

Manufacturing method and apparatus of a semiconductor integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Manufacturing method and apparatus of a semiconductor integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method and apparatus of a semiconductor integrated will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-370814