Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-05-31
2005-05-31
Elmore, Reba I. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S119000, C711S154000
Reexamination Certificate
active
06901482
ABSTRACT:
A system includes a plurality of processing clusters and a snoop controller. A first processing cluster in the plurality of processing clusters includes a first tier cache memory coupled to a second tier cache memory. The system employs a store-create operation to obtain sole ownership of a full cache line memory location for the first processing cluster, without retrieving the memory location from other processing clusters. The system issues the store-create operation for the memory location to the first tier cache. The first tier cache forwards a memory request including the store-create operation command to the second tier cache. The second tier cache determines whether the second tier cache has sole ownership of the memory location. If the second tier cache does not have sole ownership of the memory location, ownership of the memory location is relinquished by the other processing clusters with any ownership of the memory location.
REFERENCES:
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 6223260 (2001-04-01), Gujral et al.
patent: 6374329 (2002-04-01), McKinney et al.
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6430654 (2002-08-01), Mehrotra et al.
patent: 6539457 (2003-03-01), Mulla et al.
patent: 2001/0042190 (2001-11-01), Tremblay et al.
patent: 2002/0007443 (2002-01-01), Gharachorloo et al.
Shanley, Tom, “Pentium Pro Processor System Architecture,” PC System Architecture Series, Mindshare, Inc. pp. 1-200 and 461-463.
Harmon, William “32-Bit Bus Master Ethernet Interface for the 68030 (Using the Macintosh SE/30),” Apr. 1993.
Troutman, Denise “DP83916EB-AT: High Performance AT Compatible Bus Master Ethernet Adapter Card,” Nov. 1992.
Gruner Fred
Hass David
Hathaway Robert
Panwar Ramesh
Ramirez Ricardo
Elmore Reba I.
Juniper Networks, Inc.
Shumaker & Sieffert P.A.
LandOfFree
Managing ownership of a full cache line using a store-create... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing ownership of a full cache line using a store-create..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing ownership of a full cache line using a store-create... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426748