Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2008-05-23
2009-06-02
Myers, Paul R (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S005000, C710S036000, C710S261000, C710S262000, C714S010000
Reexamination Certificate
active
07543095
ABSTRACT:
Input/output interruptions are managed in computing environments that do not use dedicated per-guest interruption hardware to present interruptions. Dispatchable guest programs in the environment receive I/O interruptions directly without hypervisor intervention. This is facilitated by using one or more interruption controls stored in memory and associated with each guest program. For those guest programs that are not currently dispatchable, interruptions can be posted for the guests and notifications to the hypervisor can be aggregated. The hypervisor can then process a plurality of notifications for the plurality of guests in a single invocation.
REFERENCES:
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4627054 (1986-12-01), Cooper et al.
patent: 4812967 (1989-03-01), Hirosawa et al.
patent: 4835685 (1989-05-01), Kun
patent: 5222215 (1993-06-01), Chou et al.
patent: 5291605 (1994-03-01), Takagi et al.
patent: 5361375 (1994-11-01), Ogi
patent: 5386524 (1995-01-01), Lary et al.
patent: 5437033 (1995-07-01), Inoue et al.
patent: 5511217 (1996-04-01), Nakajima et al.
patent: 5553291 (1996-09-01), Tanaka et al.
patent: 5555414 (1996-09-01), Hough et al.
patent: 5600805 (1997-02-01), Fredericks et al.
patent: 5621912 (1997-04-01), Borruso et al.
patent: 5696970 (1997-12-01), Sandage et al.
patent: 5715419 (1998-02-01), Szczepanek et al.
patent: 6078970 (2000-06-01), Nordstrom et al.
patent: 6079623 (2000-06-01), Ahn et al.
patent: 6195730 (2001-02-01), West
patent: 6279064 (2001-08-01), Bronson et al.
patent: 6530078 (2003-03-01), Shmid et al.
patent: 6996638 (2006-02-01), Brice, Jr. et al.
patent: 2003/0167353 (2003-09-01), de Bonet et al.
patent: 2004/0117532 (2004-06-01), Bennett et al.
patent: 2004/0123288 (2004-06-01), Bennett et al.
patent: 2006/0174247 (2006-08-01), Farrell et al.
patent: 2007/0150897 (2007-06-01), Leeman, Jr.
patent: 0072107 (1983-02-01), None
patent: 0419723 (1991-04-01), None
patent: 0549931 (1993-07-01), None
“zSeries Features For Optimized Sockets-Based Messaging: Hiper Sockets and OSA-Express,” M.E. Baskey, M. Eder, D.A. Elko, B.H. Ratcliff, D.W. Schmidt, IBM J. Res. & Dev., vol. 46, No. 4/5, Jul./Sep. 2002, pp. 475-485.
“A Virtual Machine Introspection Based Architecture for Intrusion Detection,” T. Garfinkil, M. Rosenblum, Feb. 2003.
Belmar Brenton F.
Easton Janet R.
Lu Tan
Osisek Damian L.
Tarcza Richard P.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Misiura Brian T
Myers Paul R
Ortega, Esq. Arthur
LandOfFree
Managing input/output interruptions in non-dedicated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing input/output interruptions in non-dedicated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing input/output interruptions in non-dedicated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4074595