Managing input/output (I/O) requests in a cache memory system

Details Managing input/output (I/O) requests in a cache memory system Managing input/output (I/O) requests in a cache memory system

2007-01-16

2007-01-16

Elmore, Stephen C. (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S138000, C711S144000, C711S145000, C711S154000

Reexamination Certificate

active

10805105

ABSTRACT:
Provided are a method, system, and program for managing Input/Output (I/O) requests in a cache memory system. A request is received to data at a memory address in a first memory device, wherein data in the first memory device is cached in a second memory device. A determination is made as to whether to fetch the requested data from the first memory device to cache in the second memory device in response to determining that the requested data is not in the second memory device. The requested data in the first memory device is accessed and the second memory device is bypassed to execute the request in response to determining not to fetch the requested data from the first memory device to cache in the second memory device.

REFERENCES:
patent: 4956803 (1990-09-01), Tayler et al.
patent: 5608892 (1997-03-01), Wakerly
patent: 5729713 (1998-03-01), Leyrer
patent: 5809550 (1998-09-01), Shukla et al.
patent: 5875466 (1999-02-01), Wakerly
patent: 5918069 (1999-06-01), Matoba
patent: 6131155 (2000-10-01), Alexander et al.
patent: 6356980 (2002-03-01), Arimilli et al.
patent: 6922754 (2005-07-01), Liu et al.
patent: 2001/0052053 (2001-12-01), Nemirovsky et al.
Chi et al., “Improving Cache Performance by Selective Cache Bypass,” pp. 277-285, IEEE, 1989.
“Summary: The Cache Read/Write Process,” URL:http://www.pcguide.com/ref/mbsys/cache/funcSummary-c.html; copyright 1997-2001 Charles M. Kozierok; 2 pp.
“Cache Memory,” URL: http://cmedia.glos.ac.uk/gbs/CL/howcomp
cachmem.htm; download date Mar. 7, 2004; 6 pp.

Affiliated with

Also associated with

Rating

Managing input/output (I/O) requests in a cache memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Managing input/output (I/O) requests in a cache memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing input/output (I/O) requests in a cache memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3823124