Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-11-14
2011-10-04
Rutz, Jared (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S003000, C711S207000
Reexamination Certificate
active
08032707
ABSTRACT:
Embodiments of the invention provide techniques for managing cache metadata providing a mapping between addresses on a storage medium (e.g., disk storage) and corresponding addresses on a cache device at data items are stored. In some embodiments, cache metadata may be stored in a hierarchical data structure comprising a plurality of hierarchy levels. Only a subset of the plurality of hierarchy levels may be loaded to memory, thereby reducing the memory “footprint” of cache metadata and expediting the process of restoring the cache metadata during startup operations. Startup may be further expedited by using cache metadata to perform operations associated with reboot. Thereafter, as requests to read data items on the storage medium are processed using cache metadata to identify addresses at which the data items are stored in cache, the identified addresses may be stored in memory. When the computer is later shut down, instead of having to transfer the entirety of the cache metadata from memory to storage, only the subset of the plurality of hierarchy levels and/or the identified addresses previously loaded to memory may be transferred (e.g., to the cache device), thereby expediting the shutdown of the computer.
REFERENCES:
patent: 6928521 (2005-08-01), Burton et al.
patent: 7082495 (2006-07-01), DeWhitt
patent: 7409537 (2008-08-01), Tsang
patent: 2002/0073276 (2002-06-01), Howard et al.
patent: 2004/0078508 (2004-04-01), Rivard
patent: 2004/0153694 (2004-08-01), Nicholson
patent: 2004/0221089 (2004-11-01), Sato et al.
patent: 2005/0246487 (2005-11-01), Ergan
patent: 2006/0010293 (2006-01-01), Schnapp et al.
patent: 2006/0074953 (2006-04-01), Dettinger et al.
patent: 2006/0080553 (2006-04-01), Hall
patent: 2006/0136472 (2006-06-01), Jujjuri et al.
patent: 2006/0248387 (2006-11-01), Nicholson
patent: 2008/0010401 (2008-01-01), Royer, Jr. et al.
patent: 2008/0010415 (2008-01-01), Sawdey et al.
patent: 2008/0162485 (2008-07-01), Long et al.
patent: 2008/0183958 (2008-07-01), Cheriton
International Search Report dated Mar. 12, 2010 from PCT/US2009/056419.
Zhu, et al., “Power Aware Storage Cache Management”, Department of Illinois, University of Illinois at Urbana-Champaign, Urbana, IL. http://opera.cs.uiuc.edu/paper/TC05.pdf.
Bisson, et al., “A Hybrid Disk-Aware Spin-Down Algorithm with I/O Subsystem Support”, Department of Computer Science, University of California, Santa Cruz. http://www.soe.ucsc.edu/˜tbisson/papers/bisson—ipccc07.pdf.
“Non-Volatile Memory Host Controller Interface (NVMHCI) 1.0”, Apr. 14, 2008. ftp://download.intel.com/standards
vmhci/spec.pdf.
Greenan, et al., “CompulsiveFS: Making NVRAM Suitable for Extremely Reliable Storage”. http://www.usenix.org/events/fast07/wips/greenan.pdf.
Darden, “Data Integrity: The Dell|EMC Distinction”. http://www.dell.com/content/topics/global.aspx/power/en/ps2q102—darden?c=us&cs=555&1=en&s=biz.
International Search Report dated May 31, 2010 from PCT/US2009/063127.
Bak Yevgeniy
Ergan Cenk
Fields David
Fortin Michael
Iyigun Mehmet
Bertram Ryan
Microsoft Corporation
Rutz Jared
Wolf Greenfield & Sacks P.C.
LandOfFree
Managing cache data and metadata does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing cache data and metadata, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing cache data and metadata will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4258514