Managing and controlling the use of hardware resources on...

Details Managing and controlling the use of hardware resources on... Managing and controlling the use of hardware resources on...

2006-06-13

2010-06-08

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07735050

ABSTRACT:
Disclosed herein are representative embodiments of methods and apparatus for managing and allocating hardware resources during RTL synthesis. For example, in one exemplary method disclosed herein, an RTL description of a circuit to be implemented in a target architecture is received. The target architecture of this embodiment comprises a fixed number of hardware resources in a class of hardware resources. One or more operator instances are determined from the RTL description received, where at least some of the operator instances are implementable by the hardware resources in the class of hardware resources. In this embodiment, and prior to initially synthesizing the RTL description into a gate-level netlist, assignment information indicative of how the operator instances are to be implemented using the hardware resources in the class of hardware resources is automatically determined. A graphical user interface is also provided that allows a user to view and modify the assignment information.

REFERENCES:
patent: 3624616 (1971-11-01), Patel
patent: 4527249 (1985-07-01), Van Brunt
patent: 5404319 (1995-04-01), Smith et al.
patent: 5428740 (1995-06-01), Wood et al.
patent: 5541850 (1996-07-01), Vander Zanden et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5625580 (1997-04-01), Read et al.
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5727187 (1998-03-01), Lemche et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5847969 (1998-12-01), Miller et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5912819 (1999-06-01), Kucukcakar et al.
patent: 6044211 (2000-03-01), Jain
patent: 6053948 (2000-04-01), Vaidyanathan et al.
patent: 6145117 (2000-11-01), Eng
patent: 6195786 (2001-02-01), Raghunathan et al.
patent: 6305006 (2001-10-01), Markov
patent: 6314552 (2001-11-01), Markov
patent: 6360356 (2002-03-01), Eng
patent: 6467075 (2002-10-01), Sato et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477689 (2002-11-01), Mandell et al.
patent: 6480985 (2002-11-01), Reynolds et al.
patent: 6574708 (2003-06-01), Hayter et al.
patent: 6611952 (2003-08-01), Prakash et al.
patent: 6691301 (2004-02-01), Bowen
patent: 6701501 (2004-03-01), Waters et al.
patent: 6704914 (2004-03-01), Nishida et al.
patent: 6708144 (2004-03-01), Merryman et al.
patent: 6711729 (2004-03-01), McElvain et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 6769081 (2004-07-01), Parulkar
patent: 6978430 (2005-12-01), McElvain et al.
patent: 7134100 (2006-11-01), Ravi et al.
patent: 7275233 (2007-09-01), McElvain et al.
patent: 7302670 (2007-11-01), Bowyer et al.
patent: 7310787 (2007-12-01), Prakash et al.
patent: 2002/0097269 (2002-07-01), Batcha et al.
patent: 2004/0111692 (2004-06-01), Bowyer et al.
patent: 2004/0143801 (2004-07-01), Waters et al.
patent: 2008/0077906 (2008-03-01), Bowyer et al.
patent: 2008/0172646 (2008-07-01), Prakash et al.
patent: 0848342 (1998-06-01), None
patent: 2367225 (2002-03-01), None
patent: 5-101141 (1993-04-01), None
U.S. Appl. No. 60/257,923, filed Dec. 21, 2000, Prakash et al.
Antao et al., “ARCHGEN: Automated Synthesis of Analog Systems,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, pp. 231-244 (Jun. 1995).
Antao, “Architectural Exploration for Analog System Synthesis,”Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 529-532 (May 1995).
Antoniazzi et al., “A Methodology for Control-Dominated Systems CoDesign,”Third International Workshop on Hardware/Software Codesign, pp. 2-9 (Sep. 1994).
Arnout, “SystemC Standard,”IEEE, pp. 573-577 (2000).
Buonanno et al., “Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels,”IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 654-659 (Oct. 1997).
Camposano, “From Behavior to Structure: High Level Synthesis,”IEEE Design&Test of Computers, pp. 8-19 (Oct. 1990).
Camposano et al., “Synthesizing Circuits From Behavioral Descriptions,”IEEE Transactions on Computer-Aided Design, vol. 8, No. 2, pp. 171-180 (Feb. 1989).
Cong et al., “Combinational Logic Synthesis for LUT Based Field Programmable Gate Arrays,”ACM Transactions on Design Automation of Electronic Systems, vol. 1, No. 2, pp. 145-204 (Apr. 1996).
Cong et al., “FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 1, pp. 1-12 (Jan. 1994).
De Micheli et al., “The Olympus Synthesis System,”IEEE Design&Test of Computers, pp. 37-53 (Oct. 1990).
Elliott,Understanding Behavioral Synthesis: A Practical Guide to High-Level Design, Ch. 2, pp. 5-23, and Ch. 9, pp. 155-172, Kluwer Academic Publishers (1999).
Francis et al., “Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs,”Proceedings of the 28th ACM/IEEE Design Automation Conference, pp. 227-233 (1991).
Fuhrman, “Industrial Extensions to University High Level Synthesis Tools: Making it Work in the Real World,”Proceedings of the 28th Conference on ACM/IEEE Design Automation Conference, pp. 520-525 (Jun. 1991).
Goering, “Cadence Mounts Synthesis Threat,” Electronic Engineering Times, 3 pp., downloaded from http://eetimes.com
ews/97/939news/threat.html (document published in 1997).
Goldberg, “Visual Architect Bridges the Gap Between Systems and ASIC Designers,” 4 pp. downloaded from http://www.edacafe.com/technical/papers/Cadence/archive/vol2No2/visualArc.php.
Hsu et al., “Digital Design From Concept to Prototype in Hours,”IEEE Asia-Pacific Conference on Circuits and Systems, pp. 175-181 (Dec. 1994).
“Innovations in Behavioral Design and Synthesis,” Downloaded from http://cynapps.com on Jun. 6, 2003.
Jemai et al., “Architectural Simulation in the Context of Behavioral Synthesis,”Proc. Design Automation and Test in Europe, pp. 590-595 (Feb. 1998).
Kim et al., “Utilization of Multiport Memories in Data Path Synthesis,”Proceedings of the 30th ACM/IEEE Design Automation Conference, pp. 298-302 (1993).
Kucukcakar et al., “Matisse: An Architectural Design Tool for Commodity ICs,”IEEE Design&Test of Computers, vol. 15, Issue 2, pp. 22-33 (Apr.-Jun. 1998).
Liao et al., “An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment,”Proceedings of the 34th ACM/IEEE Design Automation Conference, pp. 70-75 (1997).
Lipton et al., “PDL++: An Optimizing Generator Language for Register Transfer Design,”ISCAS-90, pp. 1135-1138 (1990).
Ly et al., “Applying Simulated Evolution to High Level Synthesis,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 389-409 (Mar. 1993).
Ly et al., “Scheduling using Behavioral Templates,”Proceedings of the 32nd ACM/IEEE Design Automation Conference, pp. 101-106 (Jun. 1995).
Marwedel et al., “RAM-Based Architectural Synthesis,” inNovel Approaches in Logic and Architecture Synthesis, pp. 233-244, G. Saucier, Ed. (1995).
McFarland et al., “The High-Level Synthesis of Digital Systems,”Proceedings of the IEEE, vol. 78, No. 2, pp. 301-318 (Feb. 1990).
Mentor Graphics Corporation, “LeonardoSpectrum Reference Manual,” pp. i-xiv, 1-1 to 2-18 (2004).
Mentor Graphics Corporation, “Precision RTL Synthesis Reference Manual,” pp. i-xv, 1-1 to 2-20, 6-1 to 9-46 (2004).
Mentor Graphics Corporation, “Precision™ Synthesis Reference Manual,” pp. i-x, 1-1 to 2-18, 4-1 to 7-12 (2003).
Middelhoek et al, “From VHDL to Efficient and First-Time-Right Designs: A Formal Approach,”ACM Transactions on D

Affiliated with

Also associated with

Rating

Managing and controlling the use of hardware resources on... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Managing and controlling the use of hardware resources on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing and controlling the use of hardware resources on... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4249691