Managing a controller embedded in a bridge

Details Managing a controller embedded in a bridge Managing a controller embedded in a bridge

2006-02-21

2006-02-21

Auve, Glenn A. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S300000, C710S305000, C710S306000, C710S311000, C709S224000, C709S223000, C713S002000

Reexamination Certificate

active

07003607

ABSTRACT:
A method and apparatus is provided for managing a controller embedded in a south bridge. The method includes determining if the south bridge of a processor-based system is configured to operate in a slave mode or a master mode, and polling one or more sensors in the processor-based system for status values in response to determining that the south bridge is configured to operate in the master mode. The method further includes receiving requests from a network interface card to access sensors internal to the south bridge based on determining that the south bridge is configured to operate in the slave mode.

REFERENCES:
patent: 6070253 (2000-05-01), Tavallaei et al.
patent: 6119192 (2000-09-01), Kao et al.
patent: 6226700 (2001-05-01), Wandler et al.
patent: 6532537 (2003-03-01), Chen et al.
patent: 6892332 (2005-05-01), Gulick
patent: 2002/0007430 (2002-01-01), Kawasaki et al.
patent: 2002/0188875 (2002-12-01), Hwang et al.
patent: 2002/0194415 (2002-12-01), Lindsay et al.
patent: 2003/0014517 (2003-01-01), Lindsay et al.
patent: 2003/0028633 (2003-02-01), Lindsay et al.
patent: 2003/0079007 (2003-04-01), Merkin
patent: 2003/0084381 (2003-05-01), Gulick
patent: 2003/0097587 (2003-05-01), Gulick
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
Standard Microsystems Corporation, “100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application,” Part No. LPC47B37x, pp. 1-254 (Jun. 17, 1999).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.
DMTF, “Alert Standard Format (ASF) Specification” DSP0114, Version 1.03, Jun. 20, 2001.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 1.0b, Feb. 2, 1999.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0, Jul. 27, 2000.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0 Errata, Errata Document Rev. 1.5, Apr. 13, 2001.
Case, Fedor, Schoffstall, Davin, “A Simple Network Management Protocol (SNMP)” May, 1990.
“Network Device Class Power Management Reference Specification,” Version 210, Oct. 12, 2000 pp. 1-9.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.0,” Document Revision 1.0, Sep. 16, 1998.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.5,” Document Revision 1.0, Feb. 21, 2001.
Intel, “IPMI v 1.5 Addenda, Errata, and Clarifications—Intelligent Platform Management Interface Specification v1.5, revision 1.0,” Addendum Document Revision 3, May 16, 2001.
Intel, “IPMI Platform Management FRU Information Storage Definition v1.0,” Document Revision 1.0, Sep. 16, 1998.
Socolofsky et al., “A TCP/IP Tutorial,” Jan. 1991.
Intel, IPMI Platform Management FRU Information Storage Definition v1.0, Document Revision 1.1, Sep. 27, 1999.
Intel, “Metolious ACPI/Manageability,” Specification v1.0, Apr. 30, 1999.
Intel, “IPMI Intelligent Platform Event Trap Format Specification v 1.0,” Document Revision 1.0, Dec. 7, 1998.
DMTF, “Common Information Model (CIM) Specification,” DSP0004, Version 2.2, Jun. 14, 1999.
Intel, “SMBus Control Method Interface Specification,” Version 1.0, Dec. 10, 1999.
Intel, “System Management BIOS Reference Specification,” Version 2.3.1, Mar. 1999.
Intel, “System Management Bus Specification,” Revision 1.0, Feb. 15, 1995.
Intel, “System Management Bus (SMBus) Specification,” SBS Implementers Forum, Revision 2.0, Aug. 3, 2000.
J. Postel, “User Datagram Protocol,” ISI Aug. 28, 1980.
“About the 8051 Microcontroller,” pp. 1-16.
Intel, “8259A Programmable Interrupt Controller (8259A/8259A-2),” Dec., 1988.
Intel, “Intel® 840 Chipset Platform Design Guide,” Oct., 1999.
AMD, “AMD's AlterIT™ Technology for Advanced Systems Management,” Publication No. 22297 Rev. A, Dec., 1998.
AMD, “AMD-766™ Peripheral Bus Controller Data Sheet,” 23167B Mar., 2001.

Affiliated with

Also associated with

Rating

Managing a controller embedded in a bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Managing a controller embedded in a bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing a controller embedded in a bridge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3704726