Maintaining write cache and parity update footprint...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07925837

ABSTRACT:
A method, computer program product and computer system for maintaining write cache and parity update footprint coherency in a multiple storage adaptor configuration for storage adaptors in a storage subsystem, which includes providing atomic updating of the storage adaptors and the attached disk drives, enabling runtime addition and runtime subtraction of a storage adaptor in the multiple storage adaptor configuration, and maintaining write cache and parity update footprint coherency using atomic updating, runtime addition and runtime subtraction of a storage adaptor.

REFERENCES:
patent: 6539463 (2003-03-01), Kuwata
patent: 7657781 (2010-02-01), Dixon et al.
patent: 2003/0023808 (2003-01-01), Bakke et al.
patent: 2006/0112032 (2006-05-01), Bakke et al.
patent: 2007/0028136 (2007-02-01), Forhan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Maintaining write cache and parity update footprint... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Maintaining write cache and parity update footprint..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maintaining write cache and parity update footprint... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2734874

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.