Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Virtual machine memory addressing
Reexamination Certificate
2011-03-01
2011-03-01
Rutz, Jared I (Department: 2187)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Virtual machine memory addressing
C711S209000, C718S001000
Reexamination Certificate
active
07899972
ABSTRACT:
In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In such manner, overhead associated with such a context switch may be reduced.
REFERENCES:
patent: 5123101 (1992-06-01), Sindhu
patent: 5319760 (1994-06-01), Mason
patent: 6035380 (2000-03-01), Shelton et al.
patent: 6047354 (2000-04-01), Yoshioka et al.
patent: 6075938 (2000-06-01), Bugnion et al.
patent: 6327646 (2001-12-01), Sharma et al.
patent: 6356989 (2002-03-01), Hays et al.
patent: 6418521 (2002-07-01), Mathews et al.
patent: 6510508 (2003-01-01), Zuraski, Jr. et al.
patent: 6604187 (2003-08-01), McGrath et al.
patent: 6779085 (2004-08-01), Chauvel
patent: 2002/0082824 (2002-06-01), Neiger et al.
patent: 2003/0217250 (2003-11-01), Bennett et al.
patent: 2004/0117593 (2004-06-01), Uhlig et al.
patent: 2004/0162930 (2004-08-01), Forin et al.
patent: 2007/0006230 (2007-01-01), Neiger et al.
patent: 100 84 753 (1999-06-01), None
patent: 103 57 804 (2002-12-01), None
patent: 1 296 333 (2003-03-01), None
patent: 1 296 333 (2003-03-01), None
patent: 03-185539 (1991-08-01), None
Panda et al., On-Chip vs. Off-Chip Memory: The Data Partitioning Problem in Embedded Processor-Based Systems, Jul. 2000, ACM Transactions on Design Automation of Electronic Systems, vol. 5 No. 3, pp. 682-704.
“A Maximum Likelihood Stereo Algorithm” Ingemar J. Cox, Sunita L. Hingoraini, Satish B. Rao. Computer Vision and Image Understanding, 63:3, pp. 542-567. May 1996.
“Fugu: Implementing Translation and protection in a Multiuser, Multimodel Multiprocessor” K. Mackenzie, J. Kubiatowicz, A. Agarwal, and M. F. Kaashoek. Technical Memorandum MIT/LCS/TM503, MIT, Oct. 1994.
U.S. Appl. No. 10/630,287, filed Jul. 30, 2003, George, et al.
U.S. Appl. No. 10/630,286, filed Jul. 30, 2003, George, et al.
Office Action, Application Serial No. 200580025726.X, Patent Office of the State Intellectual Property Office of the People's Republic of China (Jun. 6, 2008); English translation attached.
Feb. 28, 2008 German Official Action re German Application No. 11 2005 001 798.2-53.
The Patent Office of the State Intellectual Property Office of the People's Republic of China, Third Office Action dated Apr. 3, 2009 in a related application.
U.S. Patent and Trademark Office, Office Action mailed on Apr. 13, 2010 and Reply filed on Jul. 9, 2010 in U.S. Appl. No. 12/413,655.
Japan Patent Office, First Office Action dated May 11, 2010 in Japanese Patent Application No. 2007-523610, with English translation.
Japanese Patent Office, Notification of Reasons of Refusal mailed Sep. 7, 2010 in Japanese patent application No. 2007-523610.
Brandt Jason W.
George Robert T.
Mondal Sanjoy K.
Neiger Gilbert
Uhlig Richard
Intel Corporation
Lane Thomas R.
Rutz Jared I
LandOfFree
Maintaining processor resources during architectural events does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Maintaining processor resources during architectural events, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maintaining processor resources during architectural events will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2756794