Magnetic random access memory

Details Magnetic random access memory Magnetic random access memory

2007-04-24

2007-04-24

Hur, J. H. (Department: 2824)

Static information storage and retrieval

Systems using particular element

Magnetoresistive

C365S171000, C365S173000, C365S225500, C365S194000, C365S243500

Reexamination Certificate

active

11305203

ABSTRACT:
In a magnetic random access memory (MRAM), setting data which determines the supply/cutoff timing, magnitude, and temporal change (current waveform) of a write word/bit line current is registered in a setting circuit. A write current waveform control circuit generates a write word line drive signal, write word line sink signal, write bit line drive signal, and write bit line sink signal on the basis of the setting data. The current waveform of the write word/bit line current is controlled for each chip or memory cell array.

REFERENCES:
patent: 5170375 (1992-12-01), Mattausch et al.
patent: 5646904 (1997-07-01), Ohno et al.
patent: 5671183 (1997-09-01), Soenen et al.
patent: 6018489 (2000-01-01), Stephens, Jr.
patent: 6081445 (2000-06-01), Shi et al.
patent: 6097626 (2000-08-01), Brug et al.
patent: 6141287 (2000-10-01), Mattausch
patent: 6163477 (2000-12-01), Tran
patent: 6205051 (2001-03-01), Brug et al.
patent: 6225933 (2001-05-01), Salter et al.
patent: 6324093 (2001-11-01), Perner et al.
patent: 6349054 (2002-02-01), Hidaka
patent: 6404671 (2002-06-01), Reohr et al.
patent: 6483734 (2002-11-01), Sharma et al.
patent: 6545906 (2003-04-01), Savtchenko et al.
patent: 6590244 (2003-07-01), Asao et al.
patent: 6606262 (2003-08-01), Perner
patent: 6661689 (2003-12-01), Asao et al.
patent: 6693822 (2004-02-01), Ito
patent: 6795334 (2004-09-01), Iwata et al.
patent: 6798691 (2004-09-01), Ounadjela et al.
patent: 6912152 (2005-06-01), Iwata et al.
patent: 6944048 (2005-09-01), Iwata
patent: 6947315 (2005-09-01), Iwata
patent: 2003/0179601 (2003-09-01), Seyyedy et al.
patent: 2003/0193831 (2003-10-01), Baker
patent: 2004-528665 (2004-09-01), None
patent: WO 99/18578 (1999-04-01), None
Roy Scheuerlein, et al., “A 10ns Read and Write Non-Volatile Memory Array Using A Magnetic Tunnel Junction and Fet Switch In Each Cell” ISSCC Digest of Technical Papers, Feb. 2000, pp. 128-129, 94-95, and 409-410.
M. Durlam, et al, “Nonvolatile Ram Based On Magnetic Tunnel Junction Elements” ISSCC Digest of Technical Papers, Feb. 2000, pp. 130-131, 96-97, and 411.
Ricardo C. Sousa, et al., “Dynamic Switching of Tunnel Junction MRAM Cell With Nanosecond Field Pulses” IEEE Transactions on Magnetics, vol. 36, No. 5, Sep. 2000, pp. 2770-2772.
P.R. Gray, et al., John Wiley & Sons, Inc. Analysis and Design of Analog Integrated Circuits, Second Edition, pp. 288-299, “Transistor Current Sources and Active Loads”, 1984.

Affiliated with

Also associated with

Rating

Magnetic random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Magnetic random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Magnetic random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3720707