Static information storage and retrieval – Systems using particular element – Magnetoresistive
Reexamination Certificate
2006-06-06
2006-06-06
Phan, Trong (Department: 2827)
Static information storage and retrieval
Systems using particular element
Magnetoresistive
C365S171000, C365S173000
Reexamination Certificate
active
07057919
ABSTRACT:
A memory array configuration is provided that includes a plurality of magnetic cell junctions and a conductive line comprising a gate of a first transistor configured to enable a read operation for one of a plurality of magnetic cell junctions and a gate of a second transistor configured to enable a write operation for another of the plurality of magnetic cell junctions. Another memory array configuration is provided which includes a set of conductive structures serially coupled to a bit line spaced apart from and, in some embodiments, directly above a magnetic cell junction, a transistor coupled to the set of conductive structures and a program line collectively configured with the bit line to induce current flow through the set of conductive structures upon an application of a voltage to a gate of the transistor. A method for operating such a magnetic memory array is also contemplated herein.
REFERENCES:
patent: 6055178 (2000-04-01), Naji
patent: 6104633 (2000-08-01), Abraham et al.
patent: 6147922 (2000-11-01), Hurst, Jr. et al.
patent: 6272040 (2001-08-01), Salter et al.
patent: 6639831 (2003-10-01), Pancholy et al.
patent: 6674664 (2004-01-01), Pohm
patent: 6822278 (2004-11-01), Koutny
patent: 6862215 (2005-03-01), Pancholy et al.
Gibbs Gary A.
Jenne Frederick B.
Daffer Kevin L.
Daffer McDaniel LLP
Lettang Mollie E.
Phan Trong
Silicon Magnetic Systems
LandOfFree
Magnetic memory array configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Magnetic memory array configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Magnetic memory array configuration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3618014