Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1995-10-02
1997-09-02
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711169, 711143, 711144, G06F 1316
Patent
active
056641540
ABSTRACT:
A single dirty bit is maintained in a memory controller for each cache line of a cached memory system using a cache write-back policy. The dirty bit is set after each write access, is reset after each read access in which a cache miss occurs, and is left unchanged after all other memory accesses. The dirty bit is used to select a delay value for submitting a retry request packet after a cache miss occurred in a memory access. The delay value minimizes memory access time by allowing for a write-back operation only when necessary.
REFERENCES:
patent: 5274787 (1993-12-01), Hirano et al.
patent: 5293496 (1994-03-01), White et al.
patent: 5293621 (1994-03-01), White et al.
patent: 5301162 (1994-04-01), Shimizu
patent: 5500950 (1996-03-01), Becker et al.
patent: 5506971 (1996-04-01), Gullette et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5559985 (1996-09-01), Maemura
Jim Handy, The Cache Memory Book, Academic Press, pp. 62-64 1993.
Steven Przybylski, "DRAMs for new memory systems", Microprocessor Report, v7 n3, p. 18(4) Mar. 1993.
Kaufman, J.S., "Blocking in a Completely Shared Resource Envrionment with State Dependent Resource and Residency Requirments", INFOCOM '92, pp. 2224-2232 (10A.1.1-10A.1.9) Jun. 1992.
"Rambus ASIC Cell User Guide and Specification", Steven Ray, Rambus, Inc., 1993, p. i, 2-7.
"A Rambus-Based System Board" Rambus, Inc. (7 pgs).
Campbell Paul W.
Purcell Stephen C.
Chromatic Research, Inc.
Kwok Edward C.
Saunders Keith W.
Swann Tod R.
LandOfFree
M/A for optimizing retry time upon cache-miss by selecting a del does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with M/A for optimizing retry time upon cache-miss by selecting a del, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and M/A for optimizing retry time upon cache-miss by selecting a del will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316120