Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-15
2005-02-15
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06857107
ABSTRACT:
In a layout method for an LSI having a plurality of cells, automated arrangement of cells is performed on the basis of a netlist, which has cells and connection data therefor, and timing conditions, and, once a timing optimization processing is performed so that a plurality of cells are arranged on a chip, global wiring processing is implemented and the wiring congestion rate is analyzed. In addition, in small regions where a wiring congestion rate is so high that detailed wiring processing is judged to be difficult, cell rearrangement processing is implemented. Next, detailed wiring processing is performed with respect to the cells which have been rearranged. The rearrangement of cells is performed only in small regions with a high congestion rate, with the result that the overall cell arrangement in which timing is optimized is not changed markedly, whereby it is possible to reduce the probability of wiring being impossible in the course of the detailed wiring processing.
REFERENCES:
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 6415426 (2002-07-01), Chang et al.
patent: 6530073 (2003-03-01), Morgan
Mayrhofer et al., “Congestion_Driven Placement Using a New Multi-Partitioning Heuristic”, Nov. 1990, Computer-Aided Design, . ICCAD-90. Digest of Technical Papers., IEEE International Conference, pp. 332-335.
Arakawa Toshio
Honda Hiroyuki
Kobayashi Kenji
Miura Daisuke
Nagasaka Mitsuaki
Fujitsu Limited
Rossoshek Helen
Siek Vuthe
Staas & Halsey , LLP
LandOfFree
LSI layout method and apparatus for cell arrangement in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LSI layout method and apparatus for cell arrangement in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LSI layout method and apparatus for cell arrangement in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3485484