Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-29
2006-08-29
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07100136
ABSTRACT:
Based on a relative comparison of respective consumed powers of cells which are subjected to a layout, separation information on cells to be separated which are to be arranged in a spaced-apart manner from each other is generated by separation information generating means, and a layout is generated by layout generating means based on this separation information. Accordingly, it is no more necessary to rearrange cells or to form a layout of the entire circuit again after generating an initial layout. Furthermore, it is no more necessary to set wide spacing between wirings. Still furthermore, the occurrence of noise is prevented.
REFERENCES:
patent: 4593362 (1986-06-01), Bergeron et al.
patent: 4882764 (1989-11-01), Reynolds et al.
patent: 4912684 (1990-03-01), Fowler
patent: 5105293 (1992-04-01), Bortolini
patent: 5375069 (1994-12-01), Satoh et al.
patent: 5598348 (1997-01-01), Rusu et al.
patent: 5618744 (1997-04-01), Suzuki et al.
patent: 5697088 (1997-12-01), Gu
patent: 5751597 (1998-05-01), Okano et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5878053 (1999-03-01), Koh et al.
patent: 5933358 (1999-08-01), Koh et al.
patent: 5943487 (1999-08-01), Messerman et al.
patent: 6035108 (2000-03-01), Kikuchi
patent: 6035111 (2000-03-01), Suzuki et al.
patent: 6058256 (2000-05-01), Mellen et al.
patent: 6077309 (2000-06-01), Lin
patent: 6112157 (2000-08-01), Boon et al.
patent: 6185722 (2001-02-01), Darden et al.
patent: 6353917 (2002-03-01), Muddu et al.
patent: 6405350 (2002-06-01), Tawada
patent: 6457157 (2002-09-01), Singh et al.
patent: 6591091 (2003-07-01), Vorenkamp et al.
patent: 6704560 (2004-03-01), Balteanu et al.
patent: 05126872 (1993-05-01), None
patent: 08194729 (1996-07-01), None
patent: 09269958 (1997-10-01), None
patent: 10-21289 (1998-01-01), None
patent: 10163325 (1998-06-01), None
patent: 10-321729 (1998-12-01), None
patent: 11238802 (1999-08-01), None
patent: 11261041 (1999-09-01), None
Takahashi Miwaka
Toyonaga Masahiko
Dinh Paul
Jacobson & Holman PLLC
LandOfFree
LSI design system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LSI design system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LSI design system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640351