LSI design method and verification method

Details LSI design method and verification method LSI design method and verification method

2007-10-09

2007-10-09

Zand, Kambiz (Department: 2132)

Electrical computers and digital processing systems: support

Data processing protection using cryptography

C713S187000, C713S190000, C703S013000, C703S015000, C716S030000

Reexamination Certificate

active

09779440

ABSTRACT:
An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.

REFERENCES:
patent: 4583011 (1986-04-01), Pechar
patent: 5014311 (1991-05-01), Schrenk
patent: 5748741 (1998-05-01), Johnson et al.
patent: 6006328 (1999-12-01), Drake
patent: 6088452 (2000-07-01), Johnson et al.
patent: 6137318 (2000-10-01), Takaaki
patent: 6157947 (2000-12-01), Watanabe et al.
patent: 6490646 (2002-12-01), Leydier
patent: 05-128197 (1995-05-01), None
patent: 10-198726 (1998-07-01), None
patent: 10-312311 (1998-11-01), None
patent: 11-224284 (1999-08-01), None
patent: WO9901815 (1997-06-01), None
Collberg et al.; “Manufacturing Cheap, Resilient, and Stealthy Opaque Constructs”; Jan. 1998; Annual Symposium on Principles of Programming Languages; pp. 184-196, http://citeseer.ist.psu.edu/collberg98manufacturing.html.
Curtis, Kevin, “No Spread of IP core with no Intellectual property protection.” NIKKEI Electronics, Nikkei BP, No. 717, pp. 169-173, Jun. 1, 1998.
Yoshimori et al., “VSI Alliance and Technologies for IP Core Appllcation.” Toshiba Review, Toshiba Corporation, pp. 27-30, vol. 52, No. 12, Dec. 1, 1997 with partial English Translation thereof.
Curtis, Kevin. “Core Proliferation: Security and Protection Issues with IP Integration.” Electronic Design, pp. 108-112, Jan. 12, 1998.
Kojima, I. “EDA Aiming at Verification, Rapid Response to System LSI” Nikkei Electronics, Nikkei Business Publication Inc., Aug. 10, 1998, No. 723, pp. 99-109.
Narita et al., “Board Level Simulation with R4400 Model,” Study Report in Information Processing Society of Japan, Dec. 1995, pp. 77-84, vol. No. 119(DA-78).
Takayama et al., “A High Speed Logic Verification System of Large Scale Digital Designs,” Research Report of Information Processing Society of Japan, Jan. 1995, pp. 9-16, vol. 95, No. 6(DA-73).
Notice of Reasons for Rejection Issued by Japanese Patent Office (Translation).

Affiliated with

Also associated with

Rating

LSI design method and verification method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LSI design method and verification method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LSI design method and verification method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3847089