Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2000-03-24
2010-12-21
Zhen, Li B (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C711S129000, C711S136000
Reexamination Certificate
active
07856633
ABSTRACT:
A method of partitioning a memory resource, associated with a multi-threaded processor, includes defining the memory resource to include first and second portions that are dedicated to the first and second threads respectively. A third portion of the memory resource is then designated as being shared between the first and second threads. Upon receipt of an information item, (e.g., a microinstruction associated with the first thread and to be stored in the memory resource), a history of Least Recently Used (LRU) portions is examined to identify a location in either the first or the third portion, but not the second portion, as being a least recently used portion. The second portion is excluded from this examination on account of being dedicated to the second thread. The information item is then stored within a location, within either the first or the third portion, identified as having been least recently used.
REFERENCES:
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5228131 (1993-07-01), Ueda et al.
patent: 5325526 (1994-06-01), Cameron et al.
patent: 5337285 (1994-08-01), Ware et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5361337 (1994-11-01), Okin
patent: 5386561 (1995-01-01), Huynh et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5428810 (1995-06-01), Barkans et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5473572 (1995-12-01), Margeson, III
patent: 5495617 (1996-02-01), Yamada
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5511198 (1996-04-01), Hotta
patent: 5524263 (1996-06-01), Griffth et al.
patent: 5528513 (1996-06-01), Vaitzblit et al.
patent: 5553291 (1996-09-01), Tanaka et al.
patent: 5586332 (1996-12-01), Jain et al.
patent: 5590061 (1996-12-01), Hollowell, II et al.
patent: 5623471 (1997-04-01), Prigge
patent: 5630130 (1997-05-01), Perotto et al.
patent: 5632038 (1997-05-01), Fuller
patent: 5701448 (1997-12-01), White
patent: 5740417 (1998-04-01), Kennedy et al.
patent: 5742782 (1998-04-01), Ito et al.
patent: 5761522 (1998-06-01), Hisanaga et al.
patent: 5787297 (1998-07-01), Lin
patent: 5799180 (1998-08-01), Shiell et al.
patent: 5809271 (1998-09-01), Colwell et al.
patent: 5809522 (1998-09-01), Novak et al.
patent: 5854922 (1998-12-01), Gravenstein et al.
patent: 5872965 (1999-02-01), Petrick
patent: 5875464 (1999-02-01), Kirk
patent: 5880979 (1999-03-01), Mennemeier et al.
patent: 5892959 (1999-04-01), Fung
patent: 5900025 (1999-05-01), Sollars
patent: 5968160 (1999-10-01), Saito et al.
patent: 5968167 (1999-10-01), Whittaker et al.
patent: 5983339 (1999-11-01), Klim
patent: 5996083 (1999-11-01), Gupta et al.
patent: 5996085 (1999-11-01), Cheong et al.
patent: 5999932 (1999-12-01), Paul
patent: 5999963 (1999-12-01), Bruno et al.
patent: 6009454 (1999-12-01), Dummermuth
patent: 6035374 (2000-03-01), Panwar et al.
patent: 6052708 (2000-04-01), Flynn et al.
patent: 6052709 (2000-04-01), Paul
patent: 6085215 (2000-07-01), Ramakrishnan et al.
patent: 6085218 (2000-07-01), Carmon
patent: 6088788 (2000-07-01), Borkenhagen et al.
patent: 6092175 (2000-07-01), Levy et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6115709 (2000-09-01), Gilmour et al.
patent: 6161167 (2000-12-01), Witt
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6205519 (2001-03-01), Aglietti et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6233599 (2001-05-01), Nation et al.
patent: 6247121 (2001-06-01), Akkary et al.
patent: 6256775 (2001-07-01), Flynn
patent: 6272517 (2001-08-01), Yue et al.
patent: 6289461 (2001-09-01), Dixon
patent: 6295580 (2001-09-01), Sturges et al.
patent: 6308279 (2001-10-01), Toll et al.
patent: 6314530 (2001-11-01), Mann
patent: 6330584 (2001-12-01), Joffe et al.
patent: 6353844 (2002-03-01), Bitar et al.
patent: 6357016 (2002-03-01), Rodgers et al.
patent: 6366945 (2002-04-01), Fong et al.
patent: 6374286 (2002-04-01), Gee et al.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6389449 (2002-05-01), Nemirovsky et al.
patent: 6430593 (2002-08-01), Lindsley
patent: 6442585 (2002-08-01), Dean et al.
patent: 6470376 (2002-10-01), Tanaka et al.
patent: 6493800 (2002-12-01), Blumrich
patent: 6496925 (2002-12-01), Rodgers et al.
patent: 6535905 (2003-03-01), Kalafatis et al.
patent: 6542921 (2003-04-01), Sager
patent: 6625635 (2003-09-01), Elnozahy
patent: 6697935 (2004-02-01), Borkenhagen et al.
patent: 6789181 (2004-09-01), Yates et al.
patent: 6889319 (2005-05-01), Rodgers et al.
patent: 7039794 (2006-05-01), Rodgers et al.
patent: 2001/0004755 (2001-06-01), Levy et al.
patent: 2002/0013892 (2002-01-01), Gorishek et al.
patent: 2002/0062435 (2002-05-01), Nemirovsky et al.
patent: 2002/0091914 (2002-07-01), Merchant et al.
patent: 2002/0116600 (2002-08-01), Smith et al.
patent: 2003/0009648 (2003-01-01), Doing et al.
patent: 2003/0023835 (2003-01-01), Kalafatis et al.
patent: 0 346 003 (1989-12-01), None
patent: 0 352 935 (1990-01-01), None
patent: 0 725 335 (1996-08-01), None
patent: 0 747 816 (1996-12-01), None
patent: 0747816 (1996-12-01), None
patent: 0 768 608 (1997-04-01), None
patent: 0 768 608 (1997-04-01), None
patent: 0 827 071 (1998-03-01), None
patent: 0864960 (1998-03-01), None
patent: 0 856 797 (1998-08-01), None
patent: 0 863 462 (1998-09-01), None
patent: 0 962 856 (1999-05-01), None
patent: 2311880 (1997-10-01), None
patent: 11066849 (1999-03-01), None
patent: 2029359 (1995-02-01), None
patent: 2110089 (1998-04-01), None
patent: WO 99/21081 (1999-04-01), None
patent: WO 99/21082 (1999-04-01), None
patent: WO99/21088 (1999-04-01), None
patent: WO 99/21089 (1999-04-01), None
patent: PCT/US00/28213 (2000-10-01), None
patent: PCT/US00/28421 (2000-10-01), None
patent: PCT/US00/28422 (2000-10-01), None
Dongwook K et al: “A Partitioned on-Chip Virtual Cache for Fast Processors” Journal of Systems Architecture, Elsevier Science Publishers BV., Amsterdam, NL, vol. 43, No. 8, May 1, 1997, pp. 519-531, XP000685730.
PCT-International Search Report-PCT/US01/01577, Sep. 10, 2001.
Dean M. Tullsen,et al. “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multihreading Processor” Dept. of Computer Science & Engineering, University of WA, Seattle, WA.
Roa P. Pokala,et al., “Physical Synthesis for Performance Optimization”, Vertex Semiconductor, San Jose, CA.
Gregory T. Byrd, et al., “Multithreaded Processor Architectures”, Western Carolina University, 8045 IEEE Spectrum, 32(1995) Aug. No. 8, New York, US.
Mark R. Thistle, et al., “A Processor Architecture for Horizon”, Institute for Defense Analyses, Supercomputing Research Center, Lanham, Maryland 20706.
PCT Written Opinion, Apr. 26, 2001, PCT/US00/10800.
Steere D et al.., “A Feedback-driven Proportion Allocator for Real-Rate Scheduling”,Third Symposium on Operating Systems Design and Implementations, Feb. 22-25, 1999, pp. 145-158, XP002153159.
INTEL, “P6 Family of Processors”,Hardware Developer's Manual, Sep. 1998, XP-002153160.
IBM, “Improved Dispatching in a Rendering Context Manager”IBM Technical Disclosure Bulletin, Dec. 1990, pp. 131-134, vol. 33, No. 7, XP000108363 ISSN: 0018-8689, Armonk, NY.
Farrens, MK; Pleszkun, AR., “Strategies for Achieving Improved Processor Throughput”The 18th Annual International Symposium on Computer Architecture, May 27-30, 1991, pp. 362-369.
Mendelson, A; Bekerman, M., “Design Alternatives of Multithreaded Architecture”,International Journal of Parallel Programming, Dec. 9, 1996, vol. 27, No. 3, pp. 161-193, Pulenum Publishing Corporation.
“Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors”, James Laudon, Anoop Gupta and Mark Horowitz, Multithreaded Computer Architecture: A Summary of the State of the Art, chapter 8, pp. 167-200, Kluwer Academic Publishers 1994.
“Multithreading for Rookies”, Ruediger R. Asche, http://www.microsoft.com/win32dev/
Hinton Glenn
Krick Robert
Lee Chan W.
Blakely , Sokoloff, Taylor & Zafman LLP
Chew Brian
Intel Corporation
Zhen Li B
LandOfFree
LRU cache replacement for a partitioned set associative cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LRU cache replacement for a partitioned set associative cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LRU cache replacement for a partitioned set associative cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4159762