Lowering voltage for cache memory operation

Details Lowering voltage for cache memory operation Lowering voltage for cache memory operation

2008-09-09

2008-09-09

Louis-Jacques, Jacques (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

11039742

ABSTRACT:
Setting a minimum operating voltage (Vcc min) of the cache to a voltage value at which the number of cells that fail in the cache is between approximately 0.1% and approximately 1% of the number of lines in the cache, while the remaining cells continue to function correctly at the voltage value chosen for Vcc min, and compensating for errors produced by memory cells in the cache that fail when operated at the voltage value chosen for Vcc min.

REFERENCES:
patent: 5754558 (1998-05-01), Hayakawa et al.
patent: 5909404 (1999-06-01), Schwarz
patent: 5930185 (1999-07-01), Wendell
patent: 5956350 (1999-09-01), Irrinki et al.
patent: 5959890 (1999-09-01), Yamamoto et al.
patent: 6317361 (2001-11-01), Yoshida et al.
patent: 7057958 (2006-06-01), So et al.
patent: 7120071 (2006-10-01), An
patent: 7129098 (2006-10-01), Rizzo et al.
patent: 2005/0110498 (2005-05-01), Plett
patent: 2005/0195639 (2005-09-01), Fukushi et al.
patent: 2005/0204237 (2005-09-01), Burdine et al.
patent: 2005/0281112 (2005-12-01), Ito et al.
patent: 2005/0283566 (2005-12-01), Callaghan
patent: 2006/0221756 (2006-10-01), Miura et al.

Affiliated with

Also associated with

Rating

Lowering voltage for cache memory operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lowering voltage for cache memory operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lowering voltage for cache memory operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3909578