Low voltage memory cell, circuit array formed thereby and method

Details Low voltage memory cell, circuit array formed thereby and method Low voltage memory cell, circuit array formed thereby and method

1996-12-04

1998-10-20

Mai, Son

Static information storage and retrieval

Systems using particular element

Semiconductive

365159, G11C 1136

Patent

active

058256873

ABSTRACT:
A memory array circuit has two memory sections. Each memory section has a matrix of column lines and row lines. A plurality of memory cells are arranged in the matrix, with each memory cell comprising a tunnel diode connected in series with a load, with a data node therebetween. The impedance characteristics of the tunnel diode and the load is such that at the data node, they intersect to form two or more points of stability. In one embodiment, a conventional access transistor is used to write data into and to read data out of the memory cell. In another embodiment an avalanche diode is used to write data into and to read data out of the memory cell.

REFERENCES:
patent: 3986173 (1976-10-01), Baitinger et al.
patent: 4247918 (1981-01-01), Iwashashi et al.
patent: 4360897 (1982-11-01), Lehovec
patent: 4573143 (1986-02-01), Matsukawa
patent: 5390145 (1995-02-01), Nakasha et al.
patent: 5535156 (1996-07-01), Levy et al.
patent: 5684737 (1997-11-01), Wang et al.
Luke Dillon, Jr., Tunnel Diode Memory Cell, RCA TN No.:652 Nov. 1965.
"Pinch Load Resistors Shrink Bipolar Memory Cells" by S.K. Wiedmann, Electronics, Mar. 7, 1974, pp. 130-133.
The Art of Electronics, by Paul Horowitz & Winfield Hill, Cambridge University Press, 1993, pp. 14-15.

Affiliated with

Also associated with

Rating

Low voltage memory cell, circuit array formed thereby and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low voltage memory cell, circuit array formed thereby and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage memory cell, circuit array formed thereby and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-252590