Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1998-01-08
2000-02-29
Tokar, Michael
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 81, 326 80, 326 33, 326 83, 326 58, 326 86, 326121, 326 57, 326 68, H03K 190175, H03K 19094, H03K 19003, H03K 1900
Patent
active
060313943
ABSTRACT:
A low voltage CMOS circuit and method provide output current ability meeting multimode requirements of high voltage off-chip drivers while protecting the CMOS devices from various breakdown mechanisms. The circuit and method utilize intermediate voltages between two power rails and voltage division techniques to limit the voltages to acceptable limits for drain-to-source, gate-to-drain, and gate-to-source of CMOS devices in any chosen technology. The circuit comprises first and second CMOS cascode chains connected between a high voltage power rail, e.g 5 volt and a reference potential power rail, e.g. ground. Each CMOS cascode chain comprises first and second p-type MOS devices in series with first and second n-type MOS devices. An input circuit is coupled to a node at the midpoint of the first CMOS cascode chain. A bias voltage, typically 3.3 volts is connected to the NMOS devices in the first and CMOS cascode chains. A second bias voltage is coupled to the PMOS devices in the first and second CMOS cascode chains. An output is provided from the second CMOS cascode chain to a third CMOS cascode chain for purposes of providing sufficient pullup capability to drive an output circuit comprising a fourth CMOS cascode chain between the high and reference potentials without exceeding the breakdown mechanisms for any MOS device in the CMOS cascode chains.
REFERENCES:
patent: 4429237 (1984-01-01), Cranford, Jr. et al.
patent: 4689504 (1987-08-01), Raghunathan et al.
patent: 4709162 (1987-11-01), Braceras et al.
patent: 4752699 (1988-06-01), Cranford, Jr. et al.
patent: 5266849 (1993-11-01), Kitahara et al.
patent: 5424659 (1995-06-01), Stephens et al.
patent: 5440249 (1995-08-01), Schucker et al.
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5477172 (1995-12-01), Schnizlein
patent: 5578941 (1996-11-01), Sher et al.
patent: 5583454 (1996-12-01), Hawkins et al.
patent: 5604449 (1997-02-01), Erhart et al.
patent: 5736869 (1998-04-01), Wei
patent: 5818257 (1998-10-01), Villa
Cranford, Jr. Hayden C.
Garvin Stacy J.
Stephens Geoffrey B.
Cho James H.
Flynn John D.
International Business Machines - Corporation
Tokar Michael
LandOfFree
Low voltage CMOS circuit for on/off chip drive at high voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage CMOS circuit for on/off chip drive at high voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage CMOS circuit for on/off chip drive at high voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-686427