Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-05-05
2010-12-14
Lee, Hsien-ming (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S663000, C438S687000, C257SE21294, C257SE21300, C257SE23161
Reexamination Certificate
active
07851358
ABSTRACT:
A method of fabricating a copper interconnect on a substrate is disclosed in which the interconnect and substrate are subjected to a low temperature anneal subsequent to polarization of the interconnect and prior to deposition of an overlying dielectric layer. The low temperature anneal inhibits the formation of hillocks in the copper material during subsequent high temperature deposition of the dielectric layer. Hillocks can protrude through passivation layer, thus causing shorts within the connections of the semiconductor devices formed on the substrate. In one example, the interconnect and substrate are annealed at a temperature of about 200° C. for a period of about 180 seconds in a forming gas environment comprising hydrogen (5 parts per hundred) and nitrogen (95 parts per hundred).
REFERENCES:
patent: 6248665 (2001-06-01), Bao et al.
patent: 6348410 (2002-02-01), Ngo et al.
patent: 6368948 (2002-04-01), Ngo et al.
patent: 6391754 (2002-05-01), Paranjpe
patent: 6391777 (2002-05-01), Chen et al.
patent: 6500754 (2002-12-01), Erb et al.
patent: 6515373 (2003-02-01), Barth
patent: 6518183 (2003-02-01), Chang et al.
patent: 6562712 (2003-05-01), Liu et al.
patent: 6670274 (2003-12-01), Liu et al.
patent: 6713407 (2004-03-01), Cheng et al.
patent: 6734101 (2004-05-01), Bao et al.
patent: 6806184 (2004-10-01), Chen et al.
patent: 6943451 (2005-09-01), Whitehair et al.
patent: 7074721 (2006-07-01), Wang
patent: 2004/0003873 (2004-01-01), Chen et al.
patent: 2004/0067643 (2004-04-01), Liu et al.
patent: 2004/0087147 (2004-05-01), Lavric et al.
patent: 2004/0092100 (2004-05-01), Cheng et al.
patent: 2004/0110373 (2004-06-01), Liu et al.
patent: 2004/0198055 (2004-10-01), Wang
Taiwan Office Action dated May 15, 2008 for TW Patent Application No. 095115875 filed May 4, 2006. TW.
Lee Wen-Long
Lin Shih-Chi
Ni Chyi-Tsong
Wu Jun
Duane Morris LLP
Lee Hsien-ming
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Low temperature method for minimizing copper hillock defects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low temperature method for minimizing copper hillock defects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low temperature method for minimizing copper hillock defects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4232837