Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1997-02-19
2001-07-17
Jones, Deborah (Department: 1775)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S412000, C257S413000, C257S754000, C257S755000
Reexamination Certificate
active
06262458
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the manufacture of semiconductor devices, and in particular, to the manufacture of conductor layers utilized in advanced semiconductor products, such as memories.
BACKGROUND
Semiconductor memory devices are comprised of an array of memory cells. Each memory cell is comprised of a capacitor, on which the charge stored represents the logical state of the memory cell. A charged capacitor corresponds to a logical state of “1” and an uncharged capacitor corresponds to a logical state of “0.” Word lines activate access transistors, so that the logical state of a memory cell can be read. Gates of multiple transistors are formed as one word line.
An example of a word line's application is in a dynamic random access memory (DRAM). In a DRAM, a common word line, used to access memory cells, is fabricated on a p-type silicon substrate coated with a thin film of silicon dioxide (SiO
2
), known as gate oxide. Then, a word line is formed on the gate oxide layer as a two-layer stack, comprising silicon (or polysilicon), coated with a conductor material. The most common two-layer stack used in the industry is a layer of polysilicon, coated with a tungsten silicide layer. Tungsten silicide is used because of its good integration properties, such as providing good thermal stability, stability during source/drain oxidation, and stability during dry etching, as well as having a low resistivity. Although titanium silicide is approximately 75% less resisitive than tungsten silicide, it has not been used extensively in two-layer stacks because it is not as thermally stable. Titanium silicide tends to agglomerate during subsequent high temperature processing steps. Alternatively, a metal is used instead of a silicide for the conductor layer.
Forming high conductivity films on word lines is one attempt to decrease the resistivity of a word line. Such films are commonly formed of a refractory metal silicide, such as titanium silicide (TiSi
2
). Titanium is preferably used as the refractory metal component because it has the ability to reduce oxygen, which remains on surfaces in the form of native oxides. Native oxides are reduced to titanium oxide by titanium. Native oxides degrade interface stability, and often cause device failure if not removed.
However, several problems occur with the use of TiSi
2
in ULSI applications. At higher temperatures subsequent processing temperatures, TiSi
2
has a tendency to agglomerate into two different phases, C54 and C49, which have different lattice structures. The C54 phase agglomerates at the interfaces between C49-TiSi
2
and silicon (or polysilicon). While this is undesirable due to the increased resistance associated with agglomeration, the TiSi
2
phase formed at higher temperatures, C54, is more stable and has a much lower resistivity than the C49 metastable phase formed at lower temperatures.
Another problem with using TiSi
2
at higher temperatures is that the high-temperature phase, C54, has a grain size typically ranging from 0.3 to over 1.0 microns, which prohibits it from being used in sub-0.25 micron word line applications. However, it is always desirable to form a phase having the lowest free energy at a particular grain size, so that it is the most stable.
FIG. 1
illustrates how free energy, &Dgr;G
f
(&ggr;), is a function of grain size, r. Free energy, &Dgr;G
f
(&ggr;), as a function of grain size, r, is divided into three regions: A, B, and C. The most stable phase at a given grain size is that which has the lowest free energy. Both regions A and B are in the sub-micron range. In the sub-micron range, the free energy of C54 is greater than that of C49, due to the larger surface energy of C54.
In ultra large scale integrated (ULSI) circuits, a highly conductive word line is necessary to improve circuit density and performance. To date, word line resistance is one of the primary limitations of achieving faster ULSI circuits. A method for decreasing the resistivity of word lines is needed for use in ULSI applications. In order to use the C54-TiSi
2
phase in ULSI circuits, particularly in 256 Megabit DRAMs and other devices requiring sub-0.25 micron line widths, it is necessary that the grain size be reduced, so that it will be more stable. Due to the increased sensitivity of ULSI circuits, it is important to maintain low resistivity in ULSI devices. There is a need for a stable, low resistivity TiSi
2
phase which can be used in sub-0.25 micron word line applications.
SUMMARY OF THE INVENTION
A method for forming a word line, which is used in ultra-large scale integrated (ULSI) circuits, produces a lower resistivity word line than those formed using prior art techniques. Resistivity is lowered and grain size of the conductor layer is modified using barrier elements to form a low dose matrix in silicon, or polysilicon. Subsequently annealing the word line stack forms a preferential C54-titanium silicide (TiSi
2
). C54-TiSi
2
is more stable at high temperatures than C49-TiSi
2
. Use of C54-TiSi
2
minimizes problems with C49-TiSi
2
agglomerating at higher temperatures. Furthermore, C54-TiSi
2
has a much lower resistivity than C49-TiSi
2
. Sub-0.25 micron word lines are able to be silicided with C54-TiSi
2
using the invention, due to modification of TiSi
2
grain sizes using the implanted matrix. Previously, the relatively large size of C54-TiSi
2
grains, greater than 0.3 microns, prohibited its use in sub-0.25 micron word line applications.
REFERENCES:
patent: 4784973 (1988-11-01), Stevens et al.
patent: 4788160 (1988-11-01), Havemann et al.
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 4912542 (1990-03-01), Suguro
patent: 4923822 (1990-05-01), Wang et al.
patent: 4935804 (1990-06-01), Ito et al.
patent: 5210043 (1993-05-01), Hosaka
patent: 5381302 (1995-01-01), Sandhu et al.
patent: 5395787 (1995-03-01), Lee et al.
patent: 5397744 (1995-03-01), Sumi et al.
patent: 5541131 (1996-07-01), Yoo et al.
patent: 5545574 (1996-08-01), Chen et al.
patent: 5545581 (1996-08-01), Armacost et al.
patent: 5569947 (1996-10-01), Iwasa et al.
patent: 5624869 (1997-04-01), Agnello et al.
patent: 5633200 (1997-05-01), Hu
patent: 5650648 (1997-07-01), Kapoor
patent: 5656546 (1997-08-01), Chen et al.
patent: 5665646 (1997-09-01), Kitano
patent: 5682055 (1997-10-01), Huang et al.
patent: 5723893 (1998-03-01), Yu et al.
patent: 5726479 (1998-03-01), Matsumoto
patent: 5739064 (1998-04-01), Hu et al.
patent: 5874351 (1999-02-01), Hu et al
Hosoya, T., et al., “A Polycide Gate Electrode with a Conductive Diffusion Barrier Formed with ECR Nitrogen Plasma for Dual Gate CMOS”,IEEE Transactions on Electron Devices, 42, No. 12, pp. 2111-2116, (Dec. 1995).
Kobushi, K., et al., “A High Integrity and Low Resistance Ti-Polycide Gate Using a Nitrogen Ion-Implanted Buffer Layer”,Japanese Journal of Applied Physics/Part 2: Letters, 27, No. 11, pp. L2158-L2160, (Nov. 1988).
Pan, P., et al., “Highly Conductive Electrodes for CMOS”,Proc. of the international symposium on ULSI Sci&Tech, ECS, Inc., Pennington, NJ, 104-109, (1989).
Shimizu, S., et al., “0.15um CMOS Process for High Performance and High Reliability”,IEEE, pp. 4.1.1-4.1.4, (1994).
Beyers, R., et al., “Titanium disilicide formation on heavily doped silicon substrates”,Journal of Applied Physics, vol. 61, No. 11, 5110-5117, (Jun. 1, 1987).
Ito, T., et al., “A Nitride-Isolated Molybdenum-Polysilicon Gate Electrode for MOS VLSI Circuits”,IEEE Transactions on Electron Devices, vol. ED-33, No. 4, 464-468, (Apr. 1986).
Jones Deborah
Lam Cathy F.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Low resistivity titanium silicide structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low resistivity titanium silicide structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low resistivity titanium silicide structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2448490