Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2000-03-21
2001-12-04
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S197000, C438S299000, C438S585000, C438S595000
Reexamination Certificate
active
06326290
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Fields of the Invention
The present invention relates generally to fabrication of semiconductor devices and more particularly to a structure and a process which results in a field effect transistor (FET) semiconductor device salicided T shaped or alternatively, a Y shaped gate structure with reduced parasitic resistance and capacitance, and improved high speed performance.
(2) Description of Prior Art
As field effect transistor (FET) devices are scaled down to have channel lengths in the submicron and deep submicron ranges as required for the device densities of ultra large scale integration (ULSI), gate electrical characteristics can be degraded. This is particularly true for ultra high speed devices such as RF devices, whereby the increase in sheet resistance of the gate electrode structure with decreasing gate structure size, can degrade device high speed performance. Salilicided structures have been proposed for these ultra small gate elements, but the narrow line width effect causes an increase in the effective sheet resistance of the gate contact element, with salicide agglomeration a contributing factor, as well as creating difficulties with the fabrication process as the technology is scaled down to submicron and deep submicron regions.
When an ultra high speed integrated circuit is designed and fabricated, several high frequency characteristics are important. Gate structure sheet resistance is a contributing factor to cutoff frequency (f
t
), gate parasitic resistance, gate delay time (charging constant), and maximum frequency performance. (f
max
). In general, as channel length and subsequently gate length is decreased, high speed and high frequency performance is improved. However, the reduction of the gate length for devices in the submicron range causes a salicide agglomeration which usually increases the effective gate conductor sheet resistance, and hence degrades high speed performance characteristics. A T or Y shaped gate structure has the advantage of maintaining or increasing the area of the gate conductor without increasing the essential channel length. The increased area of a salicided T or Y gate structure will improve the effective sheet resistance of the gate electrode structure over a conventional gate structure, and may even reduce the effective resistance with decreasing gate length for certain salicides such as Co salicide. (See “A Novel Self-Aligned T-Shaped Gate Process for Deep Submicron Si FET Fabrication authored by Horng-Chih Lin et al., IEEE Electron Device Letters, Vol. 19, NO. 1 January 1998, pages 26 through 28.)
Metal T shaped gate electrode structures have been utilized in the art, but the manufacturing processes can be expensive, unduly complex, and not as compatible with Si ULSI processes as desired.
U.S. Pat. No. 5,053,849 issued to Izwa et al. shows an overlapping gate/drain two layer gate structure, U.S. Pat. No. 5,817,558 issued to Wu describing a T-shaped gate formed of amorphous silicon, U.S. Pat. No. 5,559,049 issued to Cho shows a T-gate structure with a single poly layer and capacitively coupled auxiliary side gates, U.S. Pat. No. 5,856,232 describes a T-gate made of contact metal, as does U.S. Pat. No. 5,288,660 issued to Hua et al.
The following technical reports discuss high performance gate structures.
A Novel Self-Aligned T shaped Gate Process for Deep Submicron Si MOSFET's Fabrication, author(s) Lin et al. IEEE Electron Device Letters, Vol. 19, No. 1, January 1998, pp26 to 28. Sub 100NM Gate length Metal Gate NMOS transistors fabricated by a replacement gate Process by Chatterjee et al., journal not identified.
A High Performance 0.1 um CMOS with Elevated Silicide using Novel Si SEG Process by Wakabayahi et al., journal not identified.
A Low Resistance Self Aligned T-Shaped Gate for High Performance Sub 0.1 Um CMOS by Hisamoto et al., IEEE transactions on Electron Devices, Vol. 44 No. 6, June 1997, pp. 951-956.
SUMMARY OF THE INVENTION
Accordingly, it is the primary objective of the invention to provide an effective and manufacturable method for improving FET salicided gate electrode sheet resistance by extending the electrode length without extending the active control length by using a T or Y shaped top portion of the gate electrode.
It is a further objective of this invention to maintain or improve the high frequency characteristics of submicron FET devices as circuit density increases with the advent of ULSI by maintaining or reducing FET gate electrode sheet resistance.
It is also an objective of this invention to utilize a salicide process compatible with ULSI FET processing while at the same time maintaining or improving high frequency performance of the devices.
In accordance with the objects of the invention, two alternate gate electrode structures are developed with expanded top portions of the gate electrode to alleviate salicide agglomeration thereby maintaining or reducing electrode resistance improving high frequency performance and reducing gate delay in submicron FET ULSI devices. The method for producing these structures is presented. For one structure the top surface of the expanded portion of the electrode has an essentially flat surface such as would be represented in a T shaped gate element. With the alternative structure the top surface of the expanded portion of the electrode is inclined upward from near the center of the electrode. This surface angulation results in a Y shaped gate electrode element. Both structures alleviate salicide agglomeration effectively maintaining or reducing electrode sheet resistance without increasing the underlying active channel length. The process is compatible with the self aligned gate process and is also compatible with salicidation methods. It provides the conventional LDD source drain regions as well as the vertical oxide gate electrode sidewall spacers
REFERENCES:
patent: 4829025 (1989-05-01), Iranmanesh
patent: 4939071 (1990-07-01), Barrera et al.
patent: 5053849 (1991-10-01), Izawa et al.
patent: 5288660 (1994-02-01), Hua et al.
patent: 5559049 (1996-09-01), Cho
patent: 5585307 (1996-12-01), Yoo
patent: 5688704 (1997-11-01), Liu
patent: 5817558 (1998-10-01), Wu
patent: 5856232 (1999-01-01), Yang et al.
patent: 5966597 (1999-10-01), Wright
patent: 6069032 (2000-05-01), Lee
patent: 6239007 (2001-05-01), Wu
patent: 407176544A (1995-07-01), None
patent: 408264771A (1996-10-01), None
Lin et al., “A Novel Self-Aligned T-Shaped Gate Process for Deep Submicron Si MOSFET's Fabrication”, IEEE Electron Device Letters, vol. 19, No. 1, Jan. 1998, pp. 26-28.
A. Chatterjee et al., “Sub 100nm Gate Length Metal Gate NMOS Transistors Fabricated by a Replacement Gate Process”, IEEE, C. 1997, journal not identified.
Wakabayashi et al., “A High-Performance 0.1nm CMOS with Elevated Salicide using Novel Si-SEG Process”, IEEE, C. 1997, journal not identified.
Hisamoto et al., “A Low Resistance Self-Aligned T-Shaped Gate for High Performance Sub-0.1-nm CMOS”, IEEE trans. on Electron Devices, vol. 44, No. 6, Jun. 1997, pp. 951-956.
Ackerman Stephen B.
Niebling John F.
Pompey Ron
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Low resistance self aligned extended gate structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low resistance self aligned extended gate structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low resistance self aligned extended gate structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2584775