Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1997-12-23
2000-02-15
Mulpuri, Savitri
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438697, 438303, 438655, 438664, H01L 21283, H01L 21336
Patent
active
060252545
ABSTRACT:
3
A MOSFET having a low resistance gate electrode structure includes silicided source and drain regions, and a silicided gate electrode wherein the thickness of the silicide layer superjacent the gate electrode is substantially thicker than the silicide layers overlying the source and drain regions.
A process in accordance with the present invention decouples the silicidation of MOSFET source/drain regions from the silicidation of the gate electrode.
REFERENCES:
patent: 4948459 (1990-08-01), Van Laarhoven et al.
patent: 5139608 (1992-08-01), Grivna
patent: 5334545 (1994-08-01), Gaviglia
patent: 5384285 (1995-01-01), Sitaram et al.
patent: 5543335 (1996-08-01), Zommer
patent: 5639697 (1997-06-01), Weling et al.
patent: 5731239 (1998-03-01), Wong et al.
patent: 5763321 (1998-06-01), Ohshima et al.
patent: 5786255 (1998-06-01), Yeh et al.
patent: 5821621 (1998-10-01), Jeng
patent: 5851921 (1998-12-01), Gardner et al.
patent: 5861340 (1999-01-01), Bai et al.
Bai Gang
Doyle Brian
Intel Corporation
Mulpuri Savitri
Werner Raymond J.
LandOfFree
Low resistance gate electrode layer and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low resistance gate electrode layer and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low resistance gate electrode layer and method of making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905517