Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2007-07-10
2007-07-10
Myers, Paul R. (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
Reexamination Certificate
active
11011964
ABSTRACT:
A method and a circuit for converting parallel CPU information buses within circuit boards to serial data buses, while limiting overhead data to provide a low-level protocol and high rates of data transfer over distances up to forty inches. Larger scale parallel data buses are converted to serial data by subdividing the buses or buses into a plurality of serial data channels. The invention utilizes high speed serial data circuitry along with custom logic circuits for converting the information on the parallel buses to serial data on the sending end and for re-converting the information to the original parallel data form on the receiving end. The invention can be applied to bi-directional transfer of information and to the connection of a controller circuit board to a plurality of peripheral boards.
REFERENCES:
patent: 3395400 (1968-07-01), De Witt et al.
patent: 3708785 (1973-01-01), Rawson et al.
patent: 4497041 (1985-01-01), Braun
patent: 4710871 (1987-12-01), Belknap et al.
patent: 4809217 (1989-02-01), Floro et al.
patent: 4882702 (1989-11-01), Struger et al.
patent: 5122948 (1992-06-01), Zapolin
patent: 5247652 (1993-09-01), Uda
patent: 5345564 (1994-09-01), Jensen et al.
patent: 5414830 (1995-05-01), Marbot
patent: 5649124 (1997-07-01), Kreidl
patent: 5675584 (1997-10-01), Jeong
patent: 5734920 (1998-03-01), Gotoh et al.
patent: 5748887 (1998-05-01), Kim et al.
patent: 5920706 (1999-07-01), Ono
patent: 2001/0044862 (2001-11-01), Mergard et al.
patent: 2002/0122503 (2002-09-01), Agazzi
patent: 2003/0056049 (2003-03-01), Kaku
patent: 2003/0217215 (2003-11-01), Taborek, Sr. et al.
patent: 102 20 227 (2004-05-01), None
patent: WO 01/18654 (2001-03-01), None
patent: WO 01/18989 (2001-03-01), None
Avery, James M., “Infiniband to PCI Bridge TCA”, WGS VLSI Engineering, May 9, 2000, XP002197326.
J. Russel, J. Steczkowski, “Introduction to the InfiniBand Architecture (Rev 1.3)”, Crossroads Systems Inc., Apr. 2, 2000, XP002382807.
Gerasimow Alexander M.
Myers Paul R.
Quarles & Brady LLP
Rockwell Automation Technologies Inc.
LandOfFree
Low protocol, high speed serial transfer for intra-board or... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low protocol, high speed serial transfer for intra-board or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low protocol, high speed serial transfer for intra-board or... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3753561