Low priority FIFO request assignment for DRAM access

Details Low priority FIFO request assignment for DRAM access Low priority FIFO request assignment for DRAM access

1998-08-20

2000-09-12

Lane, Jack A.

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

711105, 711151, 710 40, G06F 1200, G06F 1318

Patent

active

061192074

ABSTRACT:
The present invention is directed to a display FIFO module for use in DRAM interface that includes a DRAM controller sequencer which prioritizes requests for DRAM access received from various modules, such as a CPU, a BitBLT engine module, and a half frame buffer logic module, etc. The display FIFO module issues low and high priority requests for DRAM access to the DRAM controller sequencer for loading the FIFO with display data to be transferred to the display device. The low priority request and high priority request are both issued when the FIFO must receive new data or FIFO underrun will occur. If the FIFO data level rises above the low threshold value, the low priority request will be removed by the display FIFO module. The hysteresis effect exhibited by the low priority request prevents it from being immediately re-asserted as soon as the FIFO level falls to the low threshold and prevents oscillation of the FIFO level about the low threshold value. The low priority threshold value is variable and is calculated such that the hysteresis time is substantially equal to the time required to service at least one other device n from the DRAM. This ensures that devices other than the display will utilize all of the DRAM availability time when it is not being used by the display.

REFERENCES:
patent: 4009470 (1977-02-01), Danilenko et al.
patent: 4285038 (1981-08-01), Suzuki et al.
patent: 4378588 (1983-03-01), Katzman et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4486854 (1984-12-01), Yuni
patent: 4845661 (1989-07-01), Shimada
patent: 4847812 (1989-07-01), Lodhi
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 4953101 (1990-08-01), Kelleher et al.
patent: 4991112 (1991-02-01), Callemyn
patent: 5072420 (1991-12-01), Conley et al
patent: 5249271 (1993-09-01), Hopkinson et al.
patent: 5293474 (1994-03-01), Patil et al.
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5317709 (1994-05-01), Sugimoto
patent: 5329615 (1994-07-01), Peaslee et al.
patent: 5329630 (1994-07-01), Baldwin
patent: 5337410 (1994-08-01), Appel
patent: 5345577 (1994-09-01), Chan et al.
patent: 5349449 (1994-09-01), Omi et al.
patent: 5371849 (1994-12-01), Peaslee et al.
patent: 5450542 (1995-09-01), Lehman et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5500939 (1996-03-01), Kunihara
patent: 5673416 (1997-09-01), Chee et al.
patent: 5771356 (1998-06-01), Leger et al.

Affiliated with

Also associated with

Rating

Low priority FIFO request assignment for DRAM access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low priority FIFO request assignment for DRAM access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low priority FIFO request assignment for DRAM access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-105890