Image analysis – Image compression or coding – Interframe coding
Patent
1997-10-22
1999-11-02
Couso, Jose L.
Image analysis
Image compression or coding
Interframe coding
382232, 382238, 348413, 348416, G06K 936
Patent
active
059785098
ABSTRACT:
A battery-powered computing system (20) including video decoding capability, particularly as pertinent to the H.263 standard, is disclosed. The system (20) includes a main integrated circuit (30) having an on-chip central processing unit (CPU) (32) and on-chip shared memory (33) for the temporary buffering of video image data that is retrieved and generated during the video decoding process. The CPU (32) is programmed to perform a combined P and B prediction process (46) upon a previously predicted P frame (P.sub.T-1), with accesses to internal buffers in shared memory (33) instead of to main memory (40). Preferably, inverse transform processes (48, 52) also access shared memory (33) rather than main memory (40). The combined P and B prediction process (46) preferably handles unrestricted motion vectors using edge pixels (P.sub.edge) stored in an edge buffer (44e) in the on-chip memory (33), by modifying (58, 60) motion vector components (MVx, MVy) that point outside of the displayable video image, and retrieving the corresponding edge pixels (P.sub.edge) from the edge buffer (44e) in this event. The on-chip memory (33) preferably also includes a buffer (NEWBFR) for storing current predicted P blocks, such that the previous predicted P frame (P.sub.T-1) and the current predicted P frame (P.sub.T) can share the same memory space (old
ewframe). The power requirements of the video decoding process are thus much reduced, as memory accesses to large, off-chip, main memory (40) are limited.
REFERENCES:
"An Overview of the H.261 Video Compression Standard and its Implementation in the GPS Chipset" (GEC Plessey Semiconductors, 1995).
"Video Codec DSP MN195902" (Matshushita Electronics Corporation, 1996).
Azim, et al., "A Low Cost Application Specific Video Codec for Consumer Video Phone", Custom Integrated Circuits Conference, Paper 6.7.1 (IEEE, 1994), pp. 115-118.
Lee, et al., "Data Flow Processor for Multi-standard Video Codec", Paper 6.4.1, pp. 103-106, (unknown date).
"Advance Information: VP2615 H.261 Decoder" (GEC Plessey Semiconductors), (unknown date).
Wuytack, et al., "Global communication and memory optimizing tranformations for low power systems", Int. Workshop on Low Power Design, (IEEE, 1994), pp. 203-208.
Seethamaran, "H.261. & H.263 Decoders on DSP56301", ICSPAT (1997) pp. 963-967.
Chang, et al., "Design and Implementation of a Software-only H.261 Video Codec", ICSPAT (1997), pp. 973-977.
"NetMeeting 2.0 features" (Microsoft Corporation, Sep. 30, 1977).
Williams, "Microsoft NetMeeting: Complete Internet Conferencing" (Win95, 1997).
Diguet, et al., "Formalized methodology for data reuse exploration in hierarchical memory mappings" (ACM, 1997), pp. 30-33.
Ueda et al., "Development of an MPEG2 decoder for magneto-optical disk video players", Transactions on Consumer Electronics, vol. 41, No. 3 (IEEE, 1995), pp. 521-527.
"Line Transmission of Non-Telephone Signals: Video Coding for Low Bitrate Communication", draft specification H.263 (International Telecommunication Union, Nov. 1995), available at http://www.nta.no/brukere/DVC/h263-wht/h263wht.html.
"Mpact Mediaware for Videophone" (Chromatic Research Inc., 1997).
Schaumont, et al., "Synthesis of Pipeline DSP Accelerators with Dynamic Scheduling", Proc. Int. Workshop on VLSI Signal Processing, (IEEE, 1996), pp. 115-124.
Chandrakasan, et al., "Minimizing Power Consumption in Digital CMOS Circuits", Proceedings of the IEEE, vol. 83, No. 4 (IEEE, 1995), pp. 498-523.
Toyokura, et al., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC", Journal of Solid State Circuits, vol. 29, No. 12 (IEEE, 1994), pp. 1474-1480.
Genin, et al., "DSP Specification Using the SILAGE Languagae", Proc. Int. Conf. on Acoustics, Speech, and Signal Processing, (IEEE, 1990), pp. 1057-1060.
Itoh, et al., "Trends in Low-Power RAM Circuit Technologies", Proceedings of the IEEE, vol. 83, No. 4 (IEEE, 1995), pp. 524-543.
Masaki, et al., "VLSI Implementation of Inverse Discrete Cosine Transformer and Motion Compensator for MPEHG2 HDTV Video Decoding", Trans. on Circuits and Systems for Video Technology, vol. 5, No. 5 (IEEE, 1995), pp. 387-395.
Demura, et al., "A single-chip MPEG2 video decoder LSI", Proc. IEEE Int. Solid State Circuits Conf. (IEEE, Feb. 1994), pp. 72-73.
Galbi, et al., "An MPEG-1 audio/video decoder with run-length compressed anti-aliased video overlays", Proc. IEEE Int. Solid State Circuits Conf (IEEE, Feb. 1995), pp. 287-289.
Harrand, et al., "A Single-Chip Videophone Video Encoder/Decoder", Proc. IEEE Int. Solid State Circuits Conf. (IEEE, Feb. 1995), pp. 292-293.
Catthoor, et al., "Global communication and memory optimising transformations for low power signal processing systems", IEEE Workshop on VLSI Signal Processing (1994), pp. 178-187.
Chen, et al., "A fast computational algroighm for the discrete cosine transform", Transactions on Communications, (IEEE, Sep. 1977), pp. 1004-1009.
Cugnini, et al., "MPEG-2 Video Decoder for the Digital HDTV Grand Alliance System", Transactions on Consumer Electronics, vol. 41, No. 3 (IEEE, 1995), pp. 748-753.
Catthoor Francky
Janssens Stefan
Kapoor Bhanu
Nachtergaele Lode J.M.
Couso Jose L.
Do Anh Hong
Donaldson Richard L.
Inter-University Microelectronics Center (IMEC)
Laws Gerald E.
LandOfFree
Low power video decoder system with block-based motion compensat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power video decoder system with block-based motion compensat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power video decoder system with block-based motion compensat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2146624