Low power semi-trace instruction/trace hybrid cache with...

Details Low power semi-trace instruction/trace hybrid cache with... Low power semi-trace instruction/trace hybrid cache with...

2008-08-28

2010-10-26

Kim, Hong (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S129000, C711S137000

Reexamination Certificate

active

07822925

ABSTRACT:
A semi-trace cache combines elements and features of an instruction cache and a trace cache. An ICache portion of the semi-trace cache is filled with instructions fetched from the next level of the memory hierarchy while a TCache portion is filled with traces gleaned either from the actual stream of retired instructions or predicted before execution.

REFERENCES:
patent: 5381533 (1995-01-01), Peleg et al.
patent: 6170038 (2001-01-01), Krick et al.
patent: 6473331 (2002-10-01), Takashima
patent: 6530076 (2003-03-01), Ryan et al.
patent: 6634011 (2003-10-01), Peltier et al.
patent: 6694427 (2004-02-01), Mericas et al.
patent: 7133969 (2006-11-01), Alsup et al.
patent: 7197628 (2007-03-01), Mates
patent: 7219207 (2007-05-01), Kim et al.
patent: 7360024 (2008-04-01), Hironaka et al.
patent: 7428645 (2008-09-01), O'Connor
patent: 7437512 (2008-10-01), Morrow
patent: 2002/0144101 (2002-10-01), Wang et al.
patent: 2004/0015675 (2004-01-01), Kyker et al.
patent: 2004/0083352 (2004-04-01), Lee
Rotenberg, E. et al, “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching”, Microarchitecture, 1996, MICRO-29, Proceedings of the 29thAnnual IEEE/ACM International Symposium (1996) pp. 24-34.

Affiliated with

Also associated with

Rating

Low power semi-trace instruction/trace hybrid cache with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power semi-trace instruction/trace hybrid cache with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power semi-trace instruction/trace hybrid cache with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4169413