Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-05-17
2009-11-03
Louie, Wai-Sing (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S314000, C257S324000, C257S411000, C257SE27078
Reexamination Certificate
active
07612403
ABSTRACT:
Non-volatile memory devices and arrays are described that facilitate the use of band-gap engineered gate stacks with asymmetric tunnel barriers in reverse and normal mode floating node memory cells in NOR or NAND memory architectures that allow for direct tunnel programming and erase, while maintaining high charge blocking barriers and deep carrier trapping sites for good charge retention. The low voltage direct tunneling program and erase capability reduces damage to the gate stack and the crystal lattice from high energy carriers, reducing write fatigue and enhancing device lifespan. The low voltage direct tunnel program and erase capability also enables size reduction through low voltage design and further device feature scaling. Memory cells of the present invention also allow multiple bit storage. These characteristics allow memory device embodiments of the present invention to operate within the definition of a universal memory, capable of replacing both DRAM and ROM in a system.
REFERENCES:
patent: 6784480 (2004-08-01), Bhattacharyya
patent: 7158420 (2007-01-01), Lung
patent: 7279740 (2007-10-01), Bhattacharyya et al.
patent: 2003/0042534 (2003-03-01), Bhattacharyya
patent: 2005/0023603 (2005-02-01), Eldridge et al.
patent: 2005/0093054 (2005-05-01), Jung
patent: 0 016 246 (1980-10-01), None
C.L. Hinkle et al.; Enhanced Tunneling in Stacked Gate Dielectrics with Ultra-Thin HfO2(ZrO2) Layers Sandwiched Between Thicker SiO2Layers; Sep. 20, 2004; Surface Science vol. 566-568; pp. 1185-1189.
P. Blomme et al.; Write/Erase Cycling Endurance of Memory Cells With SiO2/HfO2Tunnel Dielectric; Sep. 2004; IEEE Transactions on Device and Materials Reliability vol. 4, No. 3; pp. 345-352.
Hijiya et al.; High-Speed Write/Erase EAROM Cell with Graded Energy Band-Gap Insulator; Electronics and Communications in Japan, Part 2, vol. 68 No. 2; 1985; pp. 28-36.
C. Lee et al., A Novel SONOS Structure of SiO2/SiN/Al2O3with TaN metal gate for multi-giga bit flash memeries, 2003, Samsung Electronics Co., LTD., (pp. 26.5.1-26.5.4).
P. Blomme et al., Data retention of floating gate Flash memory with SiO2/high-k tunnel or interpoly dielectric stack, 2004, Infineon Technologies.
S. Baik et al., High Speed and Nonvolatile Si Nanocrystal Memory for Scaled Flash Technology using Highly Field-Sensitive Tunnel Barrier, 2003, Samsung Electronics, (pp. 22.3.1-22.3.4).
J. Buckley et al., Engineering of“Conduction Band—Crested Barriers” or “Dielectric Constant-Crested Barriers” in view of their application to floating-gate non-volatile memory devices, 2004, VLSI, (pp. 55-56).
C. Lee et al., Operational and Reliability Comparison of Discrete-Storage Nonvolatile Memories: Advantages of Single-and Double-Layer Metal Nanocrystals, 2003, IEDM, (pp. 22.6.1-22.6.4).
M. Takata et al., New-volatile Memory with Extremely High Density Metal Nano-Dots, 2003, IEDM, (pp. 22.5.1-22.5.4).
Leffert Jay & Polglaze P.A.
Louie Wai-Sing
Micro)n Technology, Inc.
LandOfFree
Low power non-volatile memory and gate stack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power non-volatile memory and gate stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power non-volatile memory and gate stack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085416