Low power microprocessor cache memory and method of operation

Details Low power microprocessor cache memory and method of operation Low power microprocessor cache memory and method of operation

2005-05-25

2009-11-17

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S154000, C711S156000

Reexamination Certificate

active

07620778

ABSTRACT:
Techniques for processing transmissions in a communications (e.g., CDMA) system including the use of a digital signal processor. The digital signal processor includes a cache memory system and associates a plurality of cache memory match lines with addressable memory lines of an addressable memory. Each of the cache memory match lines associates with one of corresponding sets of the cache memory. The method and system maintain each of the cache memory match lines at a low voltage. Once the digital signal processor initiates a search of the cache memory for retrieving data from a selected one of the corresponding sets of the cache memory, a match line drive circuit drives one of the cache memory match lines from a low voltage to a high voltage. The selected one of the cache memory match lines corresponds to the selected one of the corresponding sets of the cache memory. The digital signal processor compares the selected one of the cache memory match lines to an associated one of the addressable memory lines. Following the comparison step, the process returns the one of the cache memory match lines to the low voltage.

REFERENCES:
patent: 4901397 (1990-02-01), Gilhousen et al.
patent: 5103459 (1992-04-01), Gilshousen et al.
patent: 6166939 (2000-12-01), Nataraj et al.
patent: 6804133 (2004-10-01), Khanna
patent: 2001/0026465 (2001-10-01), Choi et al.
patent: 2003/0093616 (2003-05-01), Slavin
patent: 0 905 709 (1999-03-01), None
patent: 2001-91109 (2001-10-01), None
John Hennessy and David Patterson, Computer Architecture—A Quantitative Approach, 1996, Morgan Kaufmann Publishers, Second Edition, pp. 125 and 758.
International Search Report - PCT/US06/020640 - International Search Authority - European Patent Office - Dec. 22, 2006.
Written Opinion - PCT/US06/020640 - International Search Authority - European Patent Office - Dec. 22, 2006.
International Preliminary Report on Patentability - PCT/US06/020640 - International Bureau of WIPO - Switzerland - Nov. 30, 2007.

Affiliated with

Also associated with

Rating

Low power microprocessor cache memory and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power microprocessor cache memory and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power microprocessor cache memory and method of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4077271