Low power memory controller that is adaptable to either...

Details Low power memory controller that is adaptable to either... Low power memory controller that is adaptable to either...

2007-07-10

2007-07-10

Perveen, Rehana (Department: 2116)

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

C711S167000, C711S170000

Reexamination Certificate

active

10701639

ABSTRACT:
A memory controller is provided and a method for transferring data between the memory controller and a memory device. The memory controller can be implemented on an integrated circuit that also contains an execution unit. The execution unit can be clocked at a first clock rate, whereas the memory controller can be selectively clocked at either the first clock rate or a second clock rate that is approximately one-half frequency of the first clock rate. By clocking the memory controller at either the first clock rate or the second clock rate, the memory controller can accommodate different types of semiconductor memory. For example, the memory controller can control single data rate (SDR) DRAM memory if it is clocked at a first clock rate. Conversely, the memory controller can control double data rate (DDR) DRAM memory if it is clocked at approximately one-half the first clock rate. By selectively clocking the memory controller at different clocking rates, the memory controller need not be modified in hardware, yet can accommodate different memory devices by allowing a user to simply plug one type of memory into a receptacle rather than another depending on the cost constraints and user application. Therefore, the memory controller is adaptable during a power-on reset in which the computer system is initialized to automatically receive and control different types of memory selected by a user.

REFERENCES:
patent: 6060916 (2000-05-01), Park
patent: 6151271 (2000-11-01), Lee
patent: 6151664 (2000-11-01), Borkenhagen et al.
patent: 6415390 (2002-07-01), Manning
patent: 6791889 (2004-09-01), Peterson
patent: 6795906 (2004-09-01), Matsuda
“Double Data Rate (DDR) SDRAM Specification”, JEDEC Standard, JESD79D, Jan. 2004.
“TN-46-05, General DDR SDRAM Functionality”, Micron Technology, Jul. 2001.

Affiliated with

Also associated with

Rating

Low power memory controller that is adaptable to either... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power memory controller that is adaptable to either..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power memory controller that is adaptable to either... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3768868