Static information storage and retrieval – Systems using particular element – Ternary
Reexamination Certificate
2006-11-07
2006-11-07
Phung, Anh (Department: 2824)
Static information storage and retrieval
Systems using particular element
Ternary
C365S207000
Reexamination Certificate
active
07133311
ABSTRACT:
A method of storing, sensing and restoring three voltage levels (1.5 bit per cell) of a plurality of memory cells in Dynamic random access memory is disclosed. An asymmetrical sense amplifier, ASA, together with a 2 to 2 multiplex, will be used to detect the voltage difference on the bit lines and transfer the voltage difference to digital data. ASA is designed to have one input stronger than the other input. The multiplex is controlled by a signal so that the connection between bit line pair and two inputs of ASA is switched at different time and logical address. Other transistors and circuits are also used to store and restore the voltage levels into memory cells. Coding algorithms are used to get fast read speed of this multi-level cell DRAM.
REFERENCES:
patent: 5283761 (1994-02-01), Gillingham
patent: 5539695 (1996-07-01), Saito et al.
patent: 5684736 (1997-11-01), Chan
patent: 5771187 (1998-06-01), Kapoor
patent: 5841695 (1998-11-01), Wik
patent: 5917748 (1999-06-01), Chi et al.
patent: 6556469 (2003-04-01), Birk et al.
patent: 6654280 (2003-11-01), Blodgett
Liu Bo
Phung Anh
LandOfFree
Low power, high speed read method for a multi-level cell DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power, high speed read method for a multi-level cell DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power, high speed read method for a multi-level cell DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648273