Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1998-10-23
2000-06-06
Nelms, David
Static information storage and retrieval
Read/write circuit
For complementary information
365205, 36523003, G11C 700
Patent
active
060727306
ABSTRACT:
A low power bank architecture implemented in memory access circuitry is disclosed. The bank architecture includes a bank circuit that has a bank core integrated with a pair of bitlines and a bank interface circuit that is coupled to the pair of bitlines. The bank architecture further includes a global data bus pair that is configured to communicate a less than full rail voltage swing. The global data bus pair is coupled to the bank interface circuit of the bank circuit that is designed to convert the less than full rail voltage swing into an up to about full rail voltage swing that is communicated to the pair of bitlines. The bank circuit is configured to be replicated once for each of the pair of bitlines in a memory core having an array of bank cores. By communicating memory access signals, such as differential write data, at a less than full rail voltage over the global data bus pair, a substantial amount of power is saved, which provides excellent power savings for many electronic device applications.
REFERENCES:
patent: 5270590 (1993-12-01), Pascucci
patent: 5283760 (1994-02-01), Chin et al.
patent: 5642324 (1997-06-01), Ghosh et al.
patent: 5677864 (1997-10-01), Chung
patent: 5680357 (1997-10-01), Sung et al.
patent: 5751649 (1998-05-01), Kornachuk et al.
patent: 5781496 (1998-07-01), Pinkham et al.
patent: 5783480 (1998-07-01), Seo et al.
patent: 5808933 (1998-09-01), Ross, Jr. et al.
patent: 5818785 (1998-10-01), Ohshima
patent: 5831919 (1998-11-01), Haukness et al.
patent: 5831924 (1998-11-01), Nitta et al.
patent: 5844851 (1998-12-01), Pascucci et al.
patent: 5892725 (1999-04-01), Lattimore et al.
patent: 5917744 (1999-06-01), Kirihata et al.
Becker Scott T.
Kornachuk Steve P.
Artisan Components Inc.
Ho Hoai V.
Nelms David
LandOfFree
Low power differential signal transition techniques for use in m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power differential signal transition techniques for use in m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power differential signal transition techniques for use in m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2219675