Low power approach to state sequencing and sequential memory add

Details Low power approach to state sequencing and sequential memory add Low power approach to state sequencing and sequential memory add

1997-05-09

1998-08-11

Gaffin, Jeffrey A.

Coded data generation or conversion

Digital code to digital code converters

To or from constant distance codes

341 50, G06F 1202

Patent

active

057933170

ABSTRACT:
An electronic apparatus (24, 25, 27) having a plurality of externally selectable operating states is controlled to assume sequentially those states. The control is accomplished (41, 43, 45) using a sequence of state codes which define a reflected code.

REFERENCES:
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5300930 (1994-04-01), Burger et al.
patent: 5330930 (1994-07-01), Burger
patent: 5339119 (1994-08-01), Raatz et al.
patent: 5452215 (1995-09-01), Washabaugh
Intel Corporation, "Intel 486.TM. DX Microprocessor," Intel 486 DX Microprocessor Data Book, Oct. 1992, pp. 1, 2 and 113.

Affiliated with

Also associated with

Rating

Low power approach to state sequencing and sequential memory add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power approach to state sequencing and sequential memory add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power approach to state sequencing and sequential memory add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-393244