Low noise transistor and method of making same

Details Low noise transistor and method of making same Low noise transistor and method of making same

2007-01-29

2011-12-13

Lee, Calvin (Department: 2892)

Semiconductor device manufacturing: process

Introduction of conductivity modifying dopant into...

Diffusing a dopant

C257S612000

Reexamination Certificate

active

08076228

ABSTRACT:
A low noise transistor and a method of making a low noise transistor. A noise-reducing agent is introduced into the gate electrode and then moved into the gate dielectric of a transistor.

REFERENCES:
patent: 4748131 (1988-05-01), Zietlow
patent: 5321283 (1994-06-01), Cogan et al.
patent: 5382533 (1995-01-01), Ahmad et al.
patent: 5514902 (1996-05-01), Kawasaki et al.
patent: 5571734 (1996-11-01), Tseng et al.
patent: 5714788 (1998-02-01), Ngaoaram
patent: 5767558 (1998-06-01), Lo et al.
patent: 6069062 (2000-05-01), Downey
patent: 6191463 (2001-02-01), Mitani et al.
patent: 6313020 (2001-11-01), Kim et al.
patent: 6436783 (2002-08-01), Ono et al.
patent: 6713360 (2004-03-01), Jain et al.
patent: 6847089 (2005-01-01), Chakravarthi et al.
patent: 7018880 (2006-03-01), Hao et al.
patent: 7371648 (2008-05-01), Chen et al.
patent: 2002/0125479 (2002-09-01), Lippert et al.
patent: 2003/0214767 (2003-11-01), Singh et al.
patent: 2004/0031970 (2004-02-01), Chakravarthi et al.
patent: 2004/0102013 (2004-05-01), Hwang et al.
patent: 2004/0173843 (2004-09-01), Noda
patent: 2004/0188774 (2004-09-01), Takeda et al.
patent: 2005/0208764 (2005-09-01), Lu et al.
patent: 2008/0014698 (2008-01-01), Prall et al.
patent: 08-316465 (1996-11-01), None
Balasinski, A., et.al., “Interface Properties in Fluorinated (100) and (111)Si/SiO2MOSFETs,” Microelectronic Engineering 22 (1993), pp. 97-100, Elsevier Science Publishers B.V.
Brederlow, R., et.al., “Influence of Fluorinated Gate Oxides on the Low Frequency Noise of MOS Transistors under Analog Operation,” ESSDERC 1998, Sep. 8-10, 1998, pp. 472-475, Proceeding of the 28th European Solid-State Device Research Conference, 1998.
Wright, P., et al., “The Effect of Fluorine in Silicon Dioxide Gate Dielectrics,” IEEE Transactions on Electron Devices, May 1989, pp. 879-889, vol. 36, No. 5.
Kato, Y., et al., “Improvement of Metal-Oxide Semiconductor Interface Characteristics in Complementary Metal-Oxide Semiconductor on Si(111) by Combination of Fluorine Implantation and Long-Time Hydrogen Annealing,” Japanese Journal of Applied Physics, 2006, pp. L108-L110, vol. 45, No. 4.
Diebel, M., et al., “Investigation and modeling of fluorine co-implantation effects on dopant redistribution,” Materials Research Society Symposium Proceedings, vol. 765, 2003, 6 pages.
Chakravarthi, S., et al., “Process Modeling Based on Atomistic Understanding for State of the Art CMOS Device Design,” Nanotech 2003, vol. 2, Technical Proceedings of the 2003 Nanotechnology Conference and Trade Show, Feb. 23-27, 2003, pp. 121-124, San Francisco, CA.

Affiliated with

Also associated with

Rating

Low noise transistor and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low noise transistor and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low noise transistor and method of making same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4307452