Low-leakage integrated circuits and dynamic logic circuits

Details Low-leakage integrated circuits and dynamic logic circuits Low-leakage integrated circuits and dynamic logic circuits

2005-08-23

2005-08-23

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Accelerating switching

C326S095000, C326S034000

Reexamination Certificate

active

06933744

ABSTRACT:
An integrated circuit is disclosed that includes one or more blocks of switching logic (comprised of transistors) connected between a power supply and a common node. A control transistor connects the common node to ground. The control transistor has a higher threshold voltage level than the voltage threshold level(s) of the transistors that comprise the switching logic blocks. A bias generator provides a positive bias to the body of the control transistor when the control transistor is “on.”Further disclosed is an integrated circuit comprising a first plurality of serially connected transistors establishing a first current path from a voltage source to ground and a second plurality of serially connected transistors establishing a second current path from the voltage source to ground. The first and second plurality of transistors each includes at least one high-threshold transistor. The integrated circuit further includes a means for decreasing a resistance level of the high threshold transistors when the high threshold transistors are on.

REFERENCES:
patent: 5559368 (1996-09-01), Hu et al.
patent: 5821769 (1998-10-01), Douseki
patent: 5831451 (1998-11-01), Bosshart
patent: 5917365 (1999-06-01), Houston
patent: 6040610 (2000-03-01), Noguchi et al.
patent: 6087893 (2000-07-01), Oowaki et al.
patent: 6097241 (2000-08-01), Bertin et al.
patent: 6111427 (2000-08-01), Fujii et al.
patent: 6118328 (2000-09-01), Morikawa
patent: 6166584 (2000-12-01), De
patent: 6213869 (2001-04-01), Yu et al.
patent: 6218895 (2001-04-01), De et al.
patent: 6225846 (2001-05-01), Wada et al.
patent: 6232827 (2001-05-01), De et al.
patent: 6271713 (2001-08-01), Krishnamurthy
patent: 6300819 (2001-10-01), De et al.
patent: 6337593 (2002-01-01), Mizuno et al.
patent: 6345362 (2002-02-01), Bertin et al.
patent: 6600340 (2003-07-01), Krishnamurthy et al.
Shin'Ichiro Mutoh et al., 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS; IEEE Journal of Solid-State Circuits, vol. 30, No. 8, Aug. 1995.
Tadahiro Kuroda et al., A 0.9-V, 150-MHz, 10-mW, 4mm22-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme; IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996.
Hiroshi Kawaguchi et al., A Super Cut-Off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current; IEEE Journal of Solid-State Circuits, vol. 35, No. 10, Oct. 2000.
Mario R. Casu et al., Synthesis of Low-Leakage PD-SOI Circuits with Body-Biasing; ISLPED Aug. 2001.
James T. Kao et al, Dual-Threshold Voltage Techniques for Low-Power Digital Circuits; IEEE Journal of Solid-State Circuits, vol. 35, No. 7, Jul. 2000.
Koji Fujii et al., A Sub-1V Dual-Threshold Domino Circuit Using Product-of-Sum Logic; ISLPED Aug. 2001.
Mircea R. Stan, Low Threshold CMOS Circuits with Low Standby Current; ISLPED 1998, no month.
James Kao, et al., Transistor Sizing Issue And Tool For Multi-Threshold CMOS Technology; DAC 1977, no month.
Mircea R. Stan, Low-Power CMOS With Subvolt Supply Voltages; IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 9, No. 2, Apr. 2001.
Stephen V. Kosonocky et al., Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias, ISLPED Aug. 2001.
Siva Narendra et al., Scaling of Stack Effect and its Application for Leakage Reduction; ISLPED Aug. 2001.
Yibin Ye et al., A New Technique for Standby Leakage Reduction in High-Performance Circuits; Symposium on VLSI Circuits Digest of Technical Papers 1998, no month.
Zhanping Chen et al., Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks, ISLPED 1998, no month.
Shin'Ichiro Mutoh et al., Design Method of MTCMOS Power Switch for Low-Voltage High-Speed LSIs; ASP-DAC 1999, no month.
Ali Keshavarzi et al., Intrinsic Leakage in Low Power Deep Submicron CMOS ICs; International Test Conference 1997, no month.
Liqiong Wei et al., Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits; Design Automation Conference 1998, no month.
Siva Narendra et al., Impact of Using Adaptive Body Bias to Compensate Die-to-Die Vt Variation on Within-die Vt Variation; ISLPED 1999, no month.

Affiliated with

Also associated with

Rating

Low-leakage integrated circuits and dynamic logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-leakage integrated circuits and dynamic logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-leakage integrated circuits and dynamic logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3474499