Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2007-06-05
2007-06-05
Le, Don (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S112000
Reexamination Certificate
active
11041687
ABSTRACT:
An integrated circuit includes first circuitry and sleep transistor circuitry. The first circuitry receives input signals and processes the input signals. The first circuitry also retains data in a sleep state that has low leakage. The sleep transistor circuitry is coupled to the first circuitry and receives a sleep signal that has a negative voltage. The sleep circuitry reduces power consumption of the first circuitry in the sleep state to have low leakage based on the sleep signal while retaining the data in the first circuitry.
REFERENCES:
patent: 5023480 (1991-06-01), Gieseke et al.
patent: 5528173 (1996-06-01), Merritt et al.
patent: 5952865 (1999-09-01), Rigazio
patent: 5963054 (1999-10-01), Cochran et al.
patent: 6043698 (2000-03-01), Hill
patent: 6208171 (2001-03-01), Kumagai et al.
patent: 6246265 (2001-06-01), Ogawa
patent: 6288591 (2001-09-01), Riccio
patent: 6307233 (2001-10-01), Awaka et al.
patent: 6384639 (2002-05-01), Chen et al.
patent: 6414534 (2002-07-01), Wang et al.
patent: 6437623 (2002-08-01), Hsu et al.
patent: 6437627 (2002-08-01), Tran et al.
patent: 6522171 (2003-02-01), Hanson et al.
patent: 6552601 (2003-04-01), Burr
patent: 6621306 (2003-09-01), Ooishi et al.
patent: 6624687 (2003-09-01), Burr
patent: 6864718 (2005-03-01), Yu
patent: 6998895 (2006-02-01), Uvieghara
patent: 2004/0039954 (2004-02-01), White et al.
Roy, K. et al., “Leakage Current Mechanisms and Leakage Reduction techniques in Deep-Submirometer CMOS Circuits,” Proceedings of the IEEE, Feb. 200, pp. 305-327, vol. 91, No. 2, IEEE.
U.S. Appl. No. 10/840,893, filed May 7, 2004, Barry Alan Hoberman, Managing Power on Integrated Circuits Using Power Islands.
U.S. Appl. No. 10/996,739, filed Nov. 24, 2004, Randy J. Caplan, Systems and Methods for Minimizing Static Leakage of an Integrated Circuit.
Callahan John M.
Cole Andrew
Hillman Daniel L.
Hoberman Barry A.
Walker William G.
Carr & Ferrell LLP
Le Don
Mosaid Delaware, Inc.
LandOfFree
Low leakage and data retention circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low leakage and data retention circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low leakage and data retention circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3857034