Patent
1995-04-25
1997-12-09
Chan, Eddie P.
3952002, 395481, G06F 1208
Patent
active
056969368
ABSTRACT:
A low latency software and hardware interface between a microprocessor and Network Interface Unit is disclosed. The Network Interface Unit interfaces to the microprocessor's Level 2 cache interface, which provides burst transfers of cache lines between the microprocessor and Network Interface Unit. The Network Interface Unit is memory mapped into the microprocessor's address space. Two memory mapped cache lines are used to write commands to the Network Interface Unit's Write Window and another two cache lines are used to read results of the commands from the Network Interface Unit's Read Window. The Write Window is a three port register file. Data is written into one write port and read simultaneously from two read ports. One read port is used during read operations to the Write Window while the other is used during command execution to move data to the Internal Structures block. The Read Window is a 2-1 multiplexor that is 128 bits wide. On a read operation data may be selected from the Write Window or the Internal Structures.
REFERENCES:
patent: 5301186 (1994-04-01), Galuszka et al.
patent: 5537561 (1996-07-01), Nakajima
Motorola, "MC88110 Second Generation RISC Microprocessor User's Manual" pp. 11-58 to 11-59, 1991.
Church Craig R.
Flora Laurence P.
McCrory Duane J.
Schibinger Joseph S.
Chan Eddie P.
Ellis Kevin L.
O'Rourke, Esq. John F.
Sowell, Esq. John B.
Starr, Esq. Mark T.
LandOfFree
Low latency message processor interface using memory mapped Read does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low latency message processor interface using memory mapped Read, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low latency message processor interface using memory mapped Read will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1615770