Low latency DRAM cell and method therefor

Details Low latency DRAM cell and method therefor Low latency DRAM cell and method therefor

1997-08-15

1999-01-05

Nelms, David

Static information storage and retrieval

Systems using particular element

Capacitors

365203, G11C 1124

Patent

active

058569405

ABSTRACT:
A memory cell and structure are implemented to provide a memory system having the advantages of both static and dynamic memories. A dynamic memory cell is implemented using a capacitor to store charge associated with a data value stored in the cell. The storage capacitor is accessible through multiple switches, and each of the switches is coupled to an independent bitline. Because independent bitlines are implemented, one bitline may sense the data value stored within the memory cell, while a second bitline is pre-charged, or refreshed, for a next memory operation to be performed. Thus, as soon as data is provided to the first bitline, any memory cells sharing the second bitline are ready to be sensed and restored even though they are all in the same data memory array. Such sequential operation is not possible with prior art DRAM memory cells because they require a refresh period in which to pre-charge bitlines accessing the same memory location. By providing the ability to access the same memory cell during a next subsequent timing cycle, a DRAM cell having a very low latency is implemented.

REFERENCES:
patent: 4800530 (1989-01-01), Itoh et al.
patent: 5007022 (1991-04-01), Leigh
patent: 5010519 (1991-04-01), Yoshimoto et al.
patent: 5323350 (1994-06-01), McLaury
patent: 5442588 (1995-08-01), Runas
"Transparent-Refresh DRAM (TreD) Using Dual-Port DRAM Cell" by Sakurai, Nogami, Sawada and Iizuka, 1988 IEEE Custom Integrated Circuits Conference pp. 4.3.1 through4.3.4.
Lionel S. White et al., "Session XVII: Random Access Memories", IEEE International Solid-State Circuits Conference, Feb. 1980, pp. 230-231.
Kiyoo Itoh et al., "Limitations and Challenges of Multigigabit DRAM Chip Design", IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 624-634.
Yasuhiro Takai et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture", IEEE Journal of Solid-State Circuits, vol. 29, No. 4, Apr. 1994, pp. 426-430.
NEC Preliminary Data Sheet, MOS Integrated Circuit, 64M-bit Synchronous DRAM 4-bank, LVTTL for Rev.E, Document No. M12621EJ1V0DS00 (1st edition), pp. 1-82.
R. T. Tets Maniwa, "Focus Report: CMOS ASICs", Integrated System Design, Jul. 1997, 13 pp.
John H. Mayer, "Gearing up for Systems-On-Silicon Market", Electronics Buyers' News, Aug. 4, 1997, 1069, pp. 52, 54.
John L. Hennessy et al., "Computer Architecture A Quantitative Approach", Chapter 2, Second edition, pp. 67-82.
B. El-Kareh et al., "The Evolution of DRAM Cell Technology", Solid-State Technology, May 1997, pp. 89-101.

Affiliated with

Also associated with

Rating

Low latency DRAM cell and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low latency DRAM cell and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low latency DRAM cell and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-866996