Low-jitter phase-locked loop

Details Low-jitter phase-locked loop Low-jitter phase-locked loop

2011-08-02

2011-08-02

Chang, Joseph (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular error voltage control

C331S185000, C331S057000

Reexamination Certificate

active

07990225

ABSTRACT:
A phase-locked loop (PLL) with a decreased frequency tuning gain KVCOand a loop filter using capacitor multiplication technique to get high chip area efficiency. To get decreased frequency tuning gain, KVCO, a voltage to current converter in a voltage-controlled oscillator (VCO) in the PLL may comprise a first voltage to current converter and a second voltage to current converter. The trans-conductance of the first voltage to current converter is 1/β of that of the second voltage to current converter, wherein β>1. The first voltage to current converter is controlled by an output voltage of a loop filter in the PLL, and the second voltage to current converter is controlled by a relative DC voltage, which may be the junction node between R1 and C1 in a loop filer of the PLL. Capacitor multiplication technique may use an auxiliary charge pump to charge or discharge the junction node between R1 and C1 inversely to the main charge pump. When the charge or discharge current unit of the auxiliary charge pump is α times of the main charge pump, the capacitance of C1 may be reduced to just (1−α) times of what it needed in a conventional loop stability compensation method, wherein α<1.

REFERENCES:
patent: 5691669 (1997-11-01), Tsai et al.
patent: 7812650 (2010-10-01), Song et al.
patent: 2004/0095188 (2004-05-01), Puma et al.
patent: 2008/0042759 (2008-02-01), Watanabe
A. Maxim, “Spur and Noise Reduction Techniques in Ring Oscillator Based Frequency Synthesizers for Broadcast Receiver SoCs”, Silicon Laboratories Inc., 2008 IEEE, pp. 383-386.
A. Maxim, and M. Gheorghe, “A sub-1psrms jitter 1-5GHz 0.13 μm CMOS PLL Using a Passive Feedforward Loop Filter with Noiseless Resistor Multiplication”,RMO3B-1, 2005 IEEE Radio Frequency Integrated Circuits Symposium, pp. 207-210.
Liang Dai and Ramesh Harjani, “Design of Low-Phase-Noise CMOS Ring Oscillators”, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 49, No. 5, May 2002, pp. 328-338.
Ali Hajimiri, Sotirios Limotyrakis and Thomas H. Lee, “Jitter and Phase Noise in Ring Oscillators”, IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999, pp. 790-804.
Chan-Hong Park, and Beomsup Kim, “A Low-Noise, 900-MHz VCO in 0.6-μm CMOS”, IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 586-591.

Affiliated with

Also associated with

Rating

Low-jitter phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-jitter phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-jitter phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2641297